New! View global litigation for patent families

US7732914B1 - Cavity-type integrated circuit package - Google Patents

Cavity-type integrated circuit package Download PDF

Info

Publication number
US7732914B1
US7732914B1 US10985233 US98523304A US7732914B1 US 7732914 B1 US7732914 B1 US 7732914B1 US 10985233 US10985233 US 10985233 US 98523304 A US98523304 A US 98523304A US 7732914 B1 US7732914 B1 US 7732914B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
package
die
body
contact
attach
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10985233
Inventor
Neil McLellan
Katherine Wagenhoffer
Geraldine Tsui Yee Lin
Mohan Kirloskar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
UTAC Headquarters Pte Ltd
Original Assignee
UTAC Hong Kong Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861Lead-frames fixed on or encapsulated in insulating substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/166Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

A process for fabricating a cavity-type integrated circuit includes supporting a leadframe strip in a mold. The leadframe strip includes a die attach pad and a row of contact pads circumscribing the die attach pad. A package body is molded in the mold such that opposing surfaces of the die attach pad and of the contact pads are exposed. A semiconductor die is mounted to the die attach pad. Various ones of the contact pads are wire bonded to the semiconductor die and a lid is mounted on the package body to thereby enclose the semiconductor die and the wire bonds in a cavity of the integrated circuit package.

Description

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 10/232,678, filed Sep. 3, 2002, now U.S. Pat. No. 6,821,817, issued Nov. 23, 2004.

FIELD OF THE INVENTION

The present invention relates in general to integrated circuit packaging, and more particularly to a cavity-type integrated circuit package.

BACKGROUND OF THE INVENTION

Cavity-type IC packages are useful in imaging devices such as CMOS imaging or CCD display applications for still or video cameras. The package includes a die at the base of a cavity and a clear lid epoxied on top. The use of a cavity-type IC package is advantageous for high frequency applications as the gold interconnect wires between the die attach pad and the contacts span an air gap rather than travelling through mold compound. The air has a lower dielectric constant than the mold compound and therefore the electrical impedance of the gold wire is much lower when the wire runs through air rather than through the mold compound. Thus signal distortion at high frequencies is inhibited.

Prior art cavity-type IC packages include ceramic body IC packages such as the Ceramic PGA cavity package traditionally used for microprocessors. However, these packages are cost prohibitive.

Other prior art packages include ball grid array (BGA) packages for use in imaging or camera applications. These packages are fabricated with a rim of high viscosity epoxy and a glass lid placed thereon. Again, these packages are cost prohibitive as they employ a substrate rather than a less-expensive leadframe.

The PANDA PACK, a well-known QFP (Quad Flat Pack) cavity style package, provides an air gap spanned by the gold interconnect wires. However, the inner leads of these packages are not supported and the mold flash must be cleaned from the leads for the gold wire to stick to the inner leads during wire bonding. Cleaning and wire bonding is difficult and therefore is not always successful.

Further improvements are driven by industry demands for increased electrical performance and decreased size and cost of manufacture.

SUMMARY OF THE INVENTION

According to one aspect of the present invention, there is provided a process for fabricating a cavity-type integrated circuit that includes supporting a leadframe strip in a mold. The leadframe strip includes a die attach pad and a row of contact pads circumscribing the die attach pad. A package body is molded in the mold such that opposing surfaces of the die attach pad and of the contact pads are exposed. A semiconductor die is mounted to the die attach pad. Various ones of the contact pads are wire bonded to the semiconductor die and a lid is mounted on the package body to thereby enclose the semiconductor die and the wire bonds in a cavity of the integrated circuit package.

According to another aspect of the present invention, there is provided a cavity-type integrated circuit package that includes a premolded package body including a die attach pad, a plurality of contact pads and a molding material. An outer surface of the package body includes an exposed surface of the die attach pad. A semiconductor die is mounted to a first side of a die attach pad and a plurality of wire bonds connect various ones of the contact pads and the semiconductor die. A lid is mounted on the package body, thereby enclosing the semiconductor die and the wire bonds in a cavity defined by the package body and the lid.

In one aspect of the invention, an air cavity in the interior of the package body and the clamped portion of the contacts inhibits mold flash from contaminating a surface thereof, providing a clean wire bondable surface.

Advantageously, the cavity integrated circuit package according to an aspect of the present invention includes wire bonds that span air which has a low dielectric constant compared to molding compound, providing lower electrical impedance of the wire bonds and reduced signal distortion at high frequencies.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be better understood with reference to the drawings and to the following description, in which:

FIGS. 1A to 1H show processing steps for fabricating a cavity-type integrated circuit package according to an embodiment of the present invention; and

FIGS. 2A to 2H show processing steps for fabricating a cavity-type integrated circuit package according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to the figures, a process for fabricating a cavity-type integrated circuit package is described. The integrated circuit package is indicated generally by the numeral 20. The process includes supporting a leadframe strip 22 in a mold. The leadframe strip 22 includes a die attach pad 24 and a row of contact pads 26 circumscribing the die attach pad 24. A package body 28 is molded in the mold such that opposing surfaces of the die attach pad 24 and of the contact pads 26 are exposed. A semiconductor die 30 is mounted to the die attach pad 24. Various ones of the contact pads 26 are wire bonded to the semiconductor die 30 and a lid 32 is mounted on the package body 28 to thereby enclose the semiconductor die 30 and the wire bonds 34 in a cavity of the integrated circuit package 20.

For ease of understanding, the figures provided and described herein show the basic steps in fabricating the cavity-type integrated circuit package 20 according to the present invention.

Referring to FIG. 1A, a leadframe strip 22 is provided. It will be understood that the leadframe strip 22 is fabricated from a copper panel substrate that has been subjected to a selective wet etch process to provide the leadframe strip 22 shown in FIG. 1A. The leadframe strip 22 is then plated with a suitable metal or metals such as silver (Ag), nickel and gold (Ni/Au), nickel and palladium (Ni/Pd) or nickel, palladium and gold (Ni/Pd/Au), to facilitate wire bonding. As described in greater detail in Applicant's U.S. Pat. No. 6,229,200, issued May 8, 2001, the contents of which are hereby incorporated by reference, the leadframe strip 22 includes a plurality of sections, each of which incorporates a plurality of leadframe units in an array (e.g. 3×3 array, 5×5 array, etc.) Only such unit is depicted in the Figures, adjacent units being indicated by stippled lines. It will be appreciated that the adjacent units of the leadframe strip are similar to the unit depicted. Reference is made to a single unit throughout the following description for the purpose of simplicity. It will be understood, however, that the process described is carried out in the fabrication of each of the units in the array.

The leadframe strip 22 includes a die attach pad 24 and a plurality of contact pads 26 that circumscribe the die attach pad 24 in each unit thereof. The die attach pad 24 is held at the four corners thereof by tie bars (not shown) on the leadframe strip 22. As shown in FIG. 1, the die attach pad 24 and the contact pads 26 each include a peripheral lip.

The leadframe strip 22 is supported in a mold by clamping the leadframe between upper and lower mold dies as shown in FIG. 1B. In the present embodiment, the upper mold die has a generally flat surface in contact with the upper surfaces of the die attach pad 24 and the contact pads 26. Similarly, the lower mold die has a generally flat surface in contact with the lower surfaces of the die attach pad 24 and the contact pads 26.

The package body 28 is then molded using a suitable molding material 36 and the package body 28 is removed from the mold. As shown in FIG. 1C, the resulting package body 28 is in the form of a generally flat strip including the leadframe strip 22 and the molding material 36. The surfaces of the die attach pad 24 and the contact pads 26 that are in contact with the upper and lower mold dies by clamping, are thereby protected and mold flash is inhibited from contaminating these surfaces during molding.

Each peripheral lip on the die attach pad 24 and the contact pads 26 increases surface area in contact with the molding material 36 of the package body 28 and acts as mold interlocking features for secure engagement between the contact pads 26 and the molding material 36 and between the die attach pad 24 and the molding material 36.

A back surface of the package body 28 is then ground down using a wafer back grinding technique (FIG. 1D), as would be understood by those of skill in the art to grind the package body 28 to a suitable thickness.

Next, a semiconductor die 30 is fixed to the die attach pad 24 using conventional techniques, for example using epoxy or film. This is followed by wire bonding of the contact pads 26 to the semiconductor die 30, using gold wire bonds 34 (FIG. 1E). Clearly the wire bonds 34 are connected to interior portions of the contact pads 26 (at portions of the contact pads 26 that are interior of the package cavity after mounting of the lid 32).

Referring now to FIG. 1F, a glob-top fill 40 is added to cover a portion of the wire bonds 34, at the contact pads 26. The glob-top fill 40 is an epoxy resin for mechanically supporting the package and protecting the wire bonds 34 and the die attach pad 24.

The package body 28 is then cleaned to remove contaminants on the surface of the semiconductor die 30. Various known techniques are used to clean the package body 28, such as dry air blowing, plasma cleaning and carbon dioxide (CO2) gas jet cleaning, as will be understood by those skilled in the art.

Referring now to FIG. 1G, the lid 32 is mounted on the package body 28 using epoxy, thereby sealing the semiconductor die 30 and the wire bonds 34 in an interior cavity. In the present embodiment, the lid 32 is suitably shaped with a cavity therein such that mounting the lid 32 on the substantially flat package body 28, provides the sealed cavity of the integrated circuit package 20. The lid is made of a suitable material such as a suitable molded plastic. Such plastics include, for example, a thermoset B-stage epoxy, a polyphenylene sulfide (PPS) or a liquid crystal polymer (LCP).

After mounting the lid, the package body is singulated by, for example, saw singulation, to produce the finished integrated circuit package 20, as shown in FIG. 1H.

Referring now to FIGS. 2A to 2G, a process for fabricating an integrated circuit package according to another embodiment of the present invention is provided. It will be appreciated that many of the process steps of the present embodiment are similar to those of the first described embodiment and therefore are not described again in detail.

Referring to FIG. 2A, a leadframe strip 22 is provided. As shown, the leadframe strip 22 is similar to the leadframe strip of the first described embodiment.

The leadframe strip 22 is supported in a mold by clamping the leadframe between upper and lower mold dies as shown in FIG. 2B. In the present embodiment, the upper mold die has a generally flat surface in contact with the upper surface of the die attach pad 24 and a portion of the upper surface of the contact pads 26. The upper mold die, however, is not in contact with the entire upper surface of the contact pads 26. Instead, the mold cavity is suitably shaped for molding a package body wall circumscribing the semiconductor die 24. The mold cavity is also suitably shaped to provide a ridge in the upper portion of the package body wall.

Similar to the first described embodiment, the lower mold die has a generally flat surface in contact with the lower surfaces of the die attach pad 24 and the contact pads 26.

The package body 28 is then molded using a suitable molding material 36 and cured. The package body 28 is then removed from the mold. As shown in FIG. 2C, the resulting package body 28 includes the leadframe strip 22 and molding material 36 between the contact pads 26 and between the contact pads 26 and the die attach pad 24. The package body 28 also includes the package body wall 38 that circumscribes the die attach pad 24. Clearly, a ridge is provided in the upper portion of the package body wall 38. Thus, in the present embodiment, the package body 28 includes a cavity in which the die attach pad 24 is exposed and portions of the contact pads 26 are exposed.

A back surface of the package body 28 is then ground down using a wafer back grinding technique (FIG. 2D), as would be understood by those of skill in the art to grind the package body 28 to a suitable thickness.

Next, a semiconductor die 30 is fixed to the die attach pad 24, followed by wire bonding of the contact pads 26 to the semiconductor die 30 (FIG. 2E). Clearly the wire bonds 34 are connected to interior portions of the contact pads 26 at portions of the contact pads 26 that are interior of the package cavity.

Referring now to FIG. 2F, a glob-top fill 40 is added to cover a portion of the wire bonds 34, at the contact pads 26, between the die attach pad 24 and the body wall 38. The glob-top fill 40 is an epoxy resin for mechanically supporting the package and protecting the wire bonds 34 and the die attach pad 24.

The package body 28 is then cleaned to remove contaminants on the surface of the semiconductor die 30 and the lid 32 is mounted on the package body 28 using epoxy, thereby sealing the semiconductor die 30 and the wire bonds 34 in an interior cavity (FIG. 2G). In the present embodiment, the lid 32 is generally flat and is epoxy mounted to the package body wall 38 interior of the ridge to thereby seal the cavity.

After mounting the lid, the package body is saw singulated to produce the finished integrated circuit package 20, as shown in FIG. 2H.

Specific embodiments of the present invention have been shown and described herein. However, modification and variations to these embodiments are possible. For example, other suitable lid materials are possible, including metal such as aluminum, copper, stainless steel, AlSiC and glass. Also, the lid can be attached using any suitable method such as epoxy attaching, ultrasonic organic bonding or ionic bonding of Silicon and Glass. Rather than saw singulating, the packages can be singulated by punch singulation. Although not shown, the leadframe strip generally includes a half etch feature of half etched leadframe for saw singulation purposes, as will be understood by those skilled in the art. Also, vent holes or external nozzles can be incorporated into the lid if desired. Still other modifications and variations may occur to those skilled in the art such as post attach features including rivet holes, or screw guide holes. All such modifications and variations are believed to be within the sphere and scope of the present invention.

Claims (4)

1. A cavity-type integrated circuit package comprising:
a premolded package body comprising a die attach pad, a plurality of contact pads and a molding material, an outer surface of said package body including an exposed surface of said die attach pad;
a semiconductor die mounted to a first side of a die attach pad;
a plurality of wire bonds connecting one or more of said contact pads and said semiconductor die; and
an integrally formed lid mounted on said package body, wherein said package body is pre-molded into a shape of a substantially flat strip, and said lid is shaped to include a cavity therein, thereby enclosing said semiconductor die and said wire bonds in a sealed cavity defined by said package body and said lid.
2. The cavity-type integrated circuit package according to claim 1, wherein said molding material is disposed between said contact pads and between said die attach pad and said contact pads.
3. The cavity-type integrated circuit package according to claim 1, wherein said outer surface of said package body further includes exposed bottom and side surfaces of said contact pads.
4. The cavity-type integrated circuit package according to claim 1, further comprising a fill material covering a portion of the wire bonds.
US10985233 2002-09-03 2004-11-10 Cavity-type integrated circuit package Active 2024-04-04 US7732914B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10232678 US6821817B1 (en) 2002-09-03 2002-09-03 Premolded cavity IC package
US10985233 US7732914B1 (en) 2002-09-03 2004-11-10 Cavity-type integrated circuit package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10985233 US7732914B1 (en) 2002-09-03 2004-11-10 Cavity-type integrated circuit package

Publications (1)

Publication Number Publication Date
US7732914B1 true US7732914B1 (en) 2010-06-08

Family

ID=42226887

Family Applications (1)

Application Number Title Priority Date Filing Date
US10985233 Active 2024-04-04 US7732914B1 (en) 2002-09-03 2004-11-10 Cavity-type integrated circuit package

Country Status (1)

Country Link
US (1) US7732914B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8906747B2 (en) 2012-05-23 2014-12-09 Freescale Semiconductor, Inc. Cavity-type semiconductor package and method of packaging same
US20150228561A1 (en) * 2014-02-07 2015-08-13 Dawning Leading Technology Inc Lead frame structure for quad flat no-lead package, quad flat no-lead package and method for forming the lead frame structure

Citations (81)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59208756A (en) 1983-05-12 1984-11-27 Sony Corp Manufacture of semiconductor device package
US4530152A (en) 1982-04-01 1985-07-23 Compagnie Industrielle Des Telecommunications Cit-Alcatel Method for encapsulating semiconductor components using temporary substrates
US4584767A (en) 1984-07-16 1986-04-29 Gregory Vernon C In-mold process for fabrication of molded plastic printed circuit boards
US4685998A (en) 1984-03-22 1987-08-11 Thomson Components - Mostek Corp. Process of forming integrated circuits with contact pads in a standard array
US4710419A (en) 1984-07-16 1987-12-01 Gregory Vernon C In-mold process for fabrication of molded plastic printed circuit boards
US4812896A (en) 1986-11-13 1989-03-14 Olin Corporation Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant
US5066831A (en) 1987-10-23 1991-11-19 Honeywell Inc. Universal semiconductor chip package
US5138431A (en) 1990-01-31 1992-08-11 Vlsi Technology, Inc. Lead and socket structures with reduced self-inductance
US5157480A (en) 1991-02-06 1992-10-20 Motorola, Inc. Semiconductor device having dual electrical contact sites
US5200809A (en) 1991-09-27 1993-04-06 Vlsi Technology, Inc. Exposed die-attach heatsink package
US5200362A (en) 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5216278A (en) 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5214845A (en) 1992-05-11 1993-06-01 Micron Technology, Inc. Method for producing high speed integrated circuits
US5221642A (en) 1991-08-15 1993-06-22 Staktek Corporation Lead-on-chip integrated circuit fabrication method
US5277972A (en) 1988-09-29 1994-01-11 Tomoegawa Paper Co., Ltd. Adhesive tapes
US5279029A (en) 1990-08-01 1994-01-18 Staktek Corporation Ultra high density integrated circuit packages method
US5289034A (en) 1990-01-26 1994-02-22 Sgs-Thomson Microelectronics, Inc. IC package having replaceable backup battery
US5293072A (en) 1990-06-25 1994-03-08 Fujitsu Limited Semiconductor device having spherical terminals attached to the lead frame embedded within the package body
US5332864A (en) 1991-12-27 1994-07-26 Vlsi Technology, Inc. Integrated circuit package having an interposer
US5343076A (en) 1990-07-21 1994-08-30 Mitsui Petrochemical Industries, Ltd. Semiconductor device with an airtight space formed internally within a hollow package
US5366933A (en) 1993-10-13 1994-11-22 Intel Corporation Method for constructing a dual sided, wire bonded integrated circuit chip package
US5406124A (en) 1992-12-04 1995-04-11 Mitsui Toatsu Chemicals, Inc. Insulating adhesive tape, and lead frame and semiconductor device employing the tape
US5424576A (en) 1993-03-22 1995-06-13 Motorola, Inc. Semiconductor device having x-shaped die support member and method for making the same
US5444301A (en) 1993-06-23 1995-08-22 Goldstar Electron Co. Ltd. Semiconductor package and method for manufacturing the same
US5457340A (en) 1992-12-07 1995-10-10 Integrated Device Technology, Inc. Leadframe with power and ground planes
US5474958A (en) 1993-05-04 1995-12-12 Motorola, Inc. Method for making semiconductor device having no die supporting surface
US5483099A (en) 1994-08-31 1996-01-09 Intel Corporation Standardized power and ground design for pin grid array packages
US5545922A (en) 1994-06-28 1996-08-13 Intel Corporation Dual sided integrated circuit chip package with offset wire bonds and support block cavities
US5604376A (en) 1994-06-30 1997-02-18 Digital Equipment Corporation Paddleless molded plastic semiconductor chip package
US5608267A (en) 1992-09-17 1997-03-04 Olin Corporation Molded plastic semiconductor package including heat spreader
US5639990A (en) 1992-06-05 1997-06-17 Mitsui Toatsu Chemicals, Inc. Solid printed substrate and electronic circuit package using the same
US5640047A (en) 1995-09-25 1997-06-17 Mitsui High-Tec, Inc. Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding function
US5641997A (en) 1993-09-14 1997-06-24 Kabushiki Kaisha Toshiba Plastic-encapsulated semiconductor device
US5646831A (en) 1995-12-28 1997-07-08 Vlsi Technology, Inc. Electrically enhanced power quad flat pack arrangement
US5650663A (en) 1995-07-03 1997-07-22 Olin Corporation Electronic package with improved thermal properties
US5683806A (en) 1988-09-29 1997-11-04 Tomoegawa Paper Co., Ltd. Adhesive tapes
US5696666A (en) 1995-10-11 1997-12-09 Motorola, Inc. Low profile exposed die chip carrier package
US5701034A (en) 1994-05-03 1997-12-23 Amkor Electronics, Inc. Packaged semiconductor die including heat sink with locking feature
US5700697A (en) 1993-02-01 1997-12-23 Silicon Packaging Technology Method for packaging an integrated circuit using a reconstructed package
US5710695A (en) 1995-11-07 1998-01-20 Vlsi Technology, Inc. Leadframe ball grid array package
US5710064A (en) 1994-08-16 1998-01-20 Samsung Electronics Co., Ltd. Method for manufacturing a semiconductor package
US5777382A (en) 1995-12-19 1998-07-07 Texas Instruments Incorporated Plastic packaging for a surface mounted integrated circuit
US5846477A (en) 1994-12-08 1998-12-08 Nitto Denko Corporation Production method for encapsulating a semiconductor device
US5869833A (en) 1997-01-16 1999-02-09 Kla-Tencor Corporation Electron beam dose control for scanning electron microscopy and critical dimension measurement instruments
US5894108A (en) 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US5900676A (en) 1996-08-19 1999-05-04 Samsung Electronics Co., Ltd. Semiconductor device package structure having column leads and a method for production thereof
US5910686A (en) 1998-07-23 1999-06-08 Vlsi Technology, Inc. Cavity down HBGA package structure
US5976912A (en) 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US6001671A (en) 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US6057601A (en) 1998-11-27 2000-05-02 Express Packaging Systems, Inc. Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate
US6081029A (en) 1998-03-12 2000-06-27 Matsushita Electronics Corporation Resin encapsulated semiconductor device having a reduced thickness and improved reliability
US6124637A (en) 1996-04-24 2000-09-26 Amkor Technology, Inc. Carrier strip and molded flex circuit ball grid array and method of making
US6144571A (en) 1999-02-22 2000-11-07 Hitachi, Ltd. Semiconductor module, power converter using the same and manufacturing method thereof
US6146924A (en) 1999-08-06 2000-11-14 Vanguard International Semiconductor Corporation Magnetic insert into mold cavity to prevent resin bleeding from bond area of pre-mold (open cavity) plastic chip carrier during molding process
US6194786B1 (en) 1997-09-19 2001-02-27 Texas Instruments Incorporated Integrated circuit package providing bond wire clearance over intervening conductive regions
US6211462B1 (en) 1998-11-05 2001-04-03 Texas Instruments Incorporated Low inductance power package for integrated circuits
US6229200B1 (en) 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6238952B1 (en) 2000-02-29 2001-05-29 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6294100B1 (en) 1998-06-10 2001-09-25 Asat Ltd Exposed die leadless plastic chip carrier
US6306685B1 (en) 2000-02-01 2001-10-23 Advanced Semiconductor Engineering, Inc. Method of molding a bump chip carrier and structure made thereby
US6335224B1 (en) 2000-05-16 2002-01-01 Sandia Corporation Protection of microelectronic devices during packaging
US6372539B1 (en) 2000-03-20 2002-04-16 National Semiconductor Corporation Leadless packaging process using a conductive substrate
US6459163B1 (en) 2001-03-21 2002-10-01 United Test Center, Inc. Semiconductor device and method for fabricating the same
US6489557B2 (en) 1999-08-30 2002-12-03 Intel Corporation Implementing micro BGA™ assembly techniques for small die
US6498099B1 (en) 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US20030015780A1 (en) 2001-07-19 2003-01-23 In Ku Kang Bumped chip carrier package using lead frame and method for manufacturing the same
US6518501B1 (en) * 1999-10-26 2003-02-11 Nrs Technologies Inc. Electronic part and method of assembling the same
US6528877B2 (en) 1999-02-08 2003-03-04 Infineon Technologies Ag Semiconductor component having a chip carrier with openings for making contact
US6545347B2 (en) 2001-03-06 2003-04-08 Asat, Limited Enhanced leadless chip carrier
US6577000B2 (en) 1998-08-26 2003-06-10 Shinko Electric Industries Co., Ld. Premold type semiconductor package
US6585905B1 (en) 1998-06-10 2003-07-01 Asat Ltd. Leadless plastic chip carrier with partial etch die attach pad
US6586677B2 (en) 1999-08-25 2003-07-01 Amkor Technology, Inc. Plastic integrated circuit device package having exposed lead surface
US6635957B2 (en) 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6643919B1 (en) * 2000-05-19 2003-11-11 Siliconware Precision Industries Co., Ltd. Method of fabricating a semiconductor device package having a core-hollowed portion without causing resin flash on lead frame
US6762118B2 (en) 2000-10-10 2004-07-13 Walsin Advanced Electronics Ltd. Package having array of metal pegs linked by printed circuit lines
US20040148772A1 (en) * 2003-02-04 2004-08-05 Jackson Hsieh Method for packaging an injection-molded image sensor
US6821821B2 (en) 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US20050236644A1 (en) * 2004-04-27 2005-10-27 Greg Getten Sensor packages and methods of making the same
US7067963B2 (en) * 2000-10-24 2006-06-27 Nihon Dempa Kogyo Co., Ltd. Surface acoustic wave device
US20070108561A1 (en) * 2005-11-16 2007-05-17 Altus Technology Inc. Image sensor chip package
US7242068B2 (en) * 2003-12-23 2007-07-10 Siliconware Precision Industries Co., Ltd. Photosensitive semiconductor package, method for fabricating the same, and lead frame thereof

Patent Citations (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4530152A (en) 1982-04-01 1985-07-23 Compagnie Industrielle Des Telecommunications Cit-Alcatel Method for encapsulating semiconductor components using temporary substrates
JPS59208756A (en) 1983-05-12 1984-11-27 Sony Corp Manufacture of semiconductor device package
US4685998A (en) 1984-03-22 1987-08-11 Thomson Components - Mostek Corp. Process of forming integrated circuits with contact pads in a standard array
US4584767A (en) 1984-07-16 1986-04-29 Gregory Vernon C In-mold process for fabrication of molded plastic printed circuit boards
US4710419A (en) 1984-07-16 1987-12-01 Gregory Vernon C In-mold process for fabrication of molded plastic printed circuit boards
US4812896A (en) 1986-11-13 1989-03-14 Olin Corporation Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant
US5066831A (en) 1987-10-23 1991-11-19 Honeywell Inc. Universal semiconductor chip package
US5277972A (en) 1988-09-29 1994-01-11 Tomoegawa Paper Co., Ltd. Adhesive tapes
US5277972B1 (en) 1988-09-29 1996-11-05 Tomoegawa Paper Co Ltd Adhesive tapes
US5683806A (en) 1988-09-29 1997-11-04 Tomoegawa Paper Co., Ltd. Adhesive tapes
US5200362A (en) 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5273938A (en) 1989-09-06 1993-12-28 Motorola, Inc. Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer film
US5289034A (en) 1990-01-26 1994-02-22 Sgs-Thomson Microelectronics, Inc. IC package having replaceable backup battery
US5138431A (en) 1990-01-31 1992-08-11 Vlsi Technology, Inc. Lead and socket structures with reduced self-inductance
US5293072A (en) 1990-06-25 1994-03-08 Fujitsu Limited Semiconductor device having spherical terminals attached to the lead frame embedded within the package body
US5343076A (en) 1990-07-21 1994-08-30 Mitsui Petrochemical Industries, Ltd. Semiconductor device with an airtight space formed internally within a hollow package
US5279029A (en) 1990-08-01 1994-01-18 Staktek Corporation Ultra high density integrated circuit packages method
US5216278A (en) 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5157480A (en) 1991-02-06 1992-10-20 Motorola, Inc. Semiconductor device having dual electrical contact sites
US5221642A (en) 1991-08-15 1993-06-22 Staktek Corporation Lead-on-chip integrated circuit fabrication method
US5200809A (en) 1991-09-27 1993-04-06 Vlsi Technology, Inc. Exposed die-attach heatsink package
US5332864A (en) 1991-12-27 1994-07-26 Vlsi Technology, Inc. Integrated circuit package having an interposer
US5214845A (en) 1992-05-11 1993-06-01 Micron Technology, Inc. Method for producing high speed integrated circuits
US5639990A (en) 1992-06-05 1997-06-17 Mitsui Toatsu Chemicals, Inc. Solid printed substrate and electronic circuit package using the same
US5608267A (en) 1992-09-17 1997-03-04 Olin Corporation Molded plastic semiconductor package including heat spreader
US5406124A (en) 1992-12-04 1995-04-11 Mitsui Toatsu Chemicals, Inc. Insulating adhesive tape, and lead frame and semiconductor device employing the tape
US5457340A (en) 1992-12-07 1995-10-10 Integrated Device Technology, Inc. Leadframe with power and ground planes
US5700697A (en) 1993-02-01 1997-12-23 Silicon Packaging Technology Method for packaging an integrated circuit using a reconstructed package
US5424576A (en) 1993-03-22 1995-06-13 Motorola, Inc. Semiconductor device having x-shaped die support member and method for making the same
US5474958A (en) 1993-05-04 1995-12-12 Motorola, Inc. Method for making semiconductor device having no die supporting surface
US5444301A (en) 1993-06-23 1995-08-22 Goldstar Electron Co. Ltd. Semiconductor package and method for manufacturing the same
US5641997A (en) 1993-09-14 1997-06-24 Kabushiki Kaisha Toshiba Plastic-encapsulated semiconductor device
US5366933A (en) 1993-10-13 1994-11-22 Intel Corporation Method for constructing a dual sided, wire bonded integrated circuit chip package
US5976912A (en) 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US5701034A (en) 1994-05-03 1997-12-23 Amkor Electronics, Inc. Packaged semiconductor die including heat sink with locking feature
US5545922A (en) 1994-06-28 1996-08-13 Intel Corporation Dual sided integrated circuit chip package with offset wire bonds and support block cavities
US5604376A (en) 1994-06-30 1997-02-18 Digital Equipment Corporation Paddleless molded plastic semiconductor chip package
US5710064A (en) 1994-08-16 1998-01-20 Samsung Electronics Co., Ltd. Method for manufacturing a semiconductor package
US5483099A (en) 1994-08-31 1996-01-09 Intel Corporation Standardized power and ground design for pin grid array packages
US5846477A (en) 1994-12-08 1998-12-08 Nitto Denko Corporation Production method for encapsulating a semiconductor device
US5650663A (en) 1995-07-03 1997-07-22 Olin Corporation Electronic package with improved thermal properties
US5640047A (en) 1995-09-25 1997-06-17 Mitsui High-Tec, Inc. Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding function
US5696666A (en) 1995-10-11 1997-12-09 Motorola, Inc. Low profile exposed die chip carrier package
US5710695A (en) 1995-11-07 1998-01-20 Vlsi Technology, Inc. Leadframe ball grid array package
US5777382A (en) 1995-12-19 1998-07-07 Texas Instruments Incorporated Plastic packaging for a surface mounted integrated circuit
US5646831A (en) 1995-12-28 1997-07-08 Vlsi Technology, Inc. Electrically enhanced power quad flat pack arrangement
US6294830B1 (en) 1996-04-18 2001-09-25 Tessera, Inc. Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer
US6093584A (en) 1996-04-18 2000-07-25 Tessera, Inc. Method for encapsulating a semiconductor package having apertures through a sacrificial layer and contact pads
US6821821B2 (en) 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US6001671A (en) 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US6124637A (en) 1996-04-24 2000-09-26 Amkor Technology, Inc. Carrier strip and molded flex circuit ball grid array and method of making
US5900676A (en) 1996-08-19 1999-05-04 Samsung Electronics Co., Ltd. Semiconductor device package structure having column leads and a method for production thereof
US5869833A (en) 1997-01-16 1999-02-09 Kla-Tencor Corporation Electron beam dose control for scanning electron microscopy and critical dimension measurement instruments
US5894108A (en) 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US6194786B1 (en) 1997-09-19 2001-02-27 Texas Instruments Incorporated Integrated circuit package providing bond wire clearance over intervening conductive regions
US6081029A (en) 1998-03-12 2000-06-27 Matsushita Electronics Corporation Resin encapsulated semiconductor device having a reduced thickness and improved reliability
US6585905B1 (en) 1998-06-10 2003-07-01 Asat Ltd. Leadless plastic chip carrier with partial etch die attach pad
US6498099B1 (en) 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6294100B1 (en) 1998-06-10 2001-09-25 Asat Ltd Exposed die leadless plastic chip carrier
US6229200B1 (en) 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6635957B2 (en) 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US5910686A (en) 1998-07-23 1999-06-08 Vlsi Technology, Inc. Cavity down HBGA package structure
US6577000B2 (en) 1998-08-26 2003-06-10 Shinko Electric Industries Co., Ld. Premold type semiconductor package
US6211462B1 (en) 1998-11-05 2001-04-03 Texas Instruments Incorporated Low inductance power package for integrated circuits
US6057601A (en) 1998-11-27 2000-05-02 Express Packaging Systems, Inc. Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate
US6528877B2 (en) 1999-02-08 2003-03-04 Infineon Technologies Ag Semiconductor component having a chip carrier with openings for making contact
US6144571A (en) 1999-02-22 2000-11-07 Hitachi, Ltd. Semiconductor module, power converter using the same and manufacturing method thereof
US6146924A (en) 1999-08-06 2000-11-14 Vanguard International Semiconductor Corporation Magnetic insert into mold cavity to prevent resin bleeding from bond area of pre-mold (open cavity) plastic chip carrier during molding process
US6586677B2 (en) 1999-08-25 2003-07-01 Amkor Technology, Inc. Plastic integrated circuit device package having exposed lead surface
US6489557B2 (en) 1999-08-30 2002-12-03 Intel Corporation Implementing micro BGA™ assembly techniques for small die
US6518501B1 (en) * 1999-10-26 2003-02-11 Nrs Technologies Inc. Electronic part and method of assembling the same
US6306685B1 (en) 2000-02-01 2001-10-23 Advanced Semiconductor Engineering, Inc. Method of molding a bump chip carrier and structure made thereby
US6238952B1 (en) 2000-02-29 2001-05-29 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6372539B1 (en) 2000-03-20 2002-04-16 National Semiconductor Corporation Leadless packaging process using a conductive substrate
US6335224B1 (en) 2000-05-16 2002-01-01 Sandia Corporation Protection of microelectronic devices during packaging
US6643919B1 (en) * 2000-05-19 2003-11-11 Siliconware Precision Industries Co., Ltd. Method of fabricating a semiconductor device package having a core-hollowed portion without causing resin flash on lead frame
US6762118B2 (en) 2000-10-10 2004-07-13 Walsin Advanced Electronics Ltd. Package having array of metal pegs linked by printed circuit lines
US7067963B2 (en) * 2000-10-24 2006-06-27 Nihon Dempa Kogyo Co., Ltd. Surface acoustic wave device
US20060197197A1 (en) * 2000-10-24 2006-09-07 Nihon Dempa Kogyo Co., Ltd Surface acoustic wave device and manufacruring method thereof
US6545347B2 (en) 2001-03-06 2003-04-08 Asat, Limited Enhanced leadless chip carrier
US6459163B1 (en) 2001-03-21 2002-10-01 United Test Center, Inc. Semiconductor device and method for fabricating the same
US20030015780A1 (en) 2001-07-19 2003-01-23 In Ku Kang Bumped chip carrier package using lead frame and method for manufacturing the same
US20040148772A1 (en) * 2003-02-04 2004-08-05 Jackson Hsieh Method for packaging an injection-molded image sensor
US7242068B2 (en) * 2003-12-23 2007-07-10 Siliconware Precision Industries Co., Ltd. Photosensitive semiconductor package, method for fabricating the same, and lead frame thereof
US20050236644A1 (en) * 2004-04-27 2005-10-27 Greg Getten Sensor packages and methods of making the same
US20070108561A1 (en) * 2005-11-16 2007-05-17 Altus Technology Inc. Image sensor chip package

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8906747B2 (en) 2012-05-23 2014-12-09 Freescale Semiconductor, Inc. Cavity-type semiconductor package and method of packaging same
US9227838B2 (en) 2012-05-23 2016-01-05 Freescale Semiconductor, Inc. Cavity-type semiconductor package and method of packaging same
US20150228561A1 (en) * 2014-02-07 2015-08-13 Dawning Leading Technology Inc Lead frame structure for quad flat no-lead package, quad flat no-lead package and method for forming the lead frame structure
US9607933B2 (en) * 2014-02-07 2017-03-28 Dawning Leading Technology Inc. Lead frame structure for quad flat no-lead package, quad flat no-lead package and method for forming the lead frame structure

Similar Documents

Publication Publication Date Title
US6242281B1 (en) Saw-singulated leadless plastic chip carrier
US6946324B1 (en) Process for fabricating a leadless plastic chip carrier
US6661089B2 (en) Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
US6410979B2 (en) Ball-grid-array semiconductor device with protruding terminals
US7598606B2 (en) Integrated circuit package system with die and package combination
US5789803A (en) Semiconductor package
US6934065B2 (en) Microelectronic devices and methods for packaging microelectronic devices
US7271032B1 (en) Leadless plastic chip carrier with etch back pad singulation
US6468832B1 (en) Method to encapsulate bumped integrated circuit to create chip scale package
US7226811B1 (en) Process for fabricating a leadless plastic chip carrier
US6525406B1 (en) Semiconductor device having increased moisture path and increased solder joint strength
US6867072B1 (en) Flipchip QFN package and method therefor
US6441478B2 (en) Semiconductor package having metal-pattern bonding and method of fabricating the same
US20080258278A1 (en) Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US7247526B1 (en) Process for fabricating an integrated circuit package
US6917097B2 (en) Dual gauge leadframe
US7009286B1 (en) Thin leadless plastic chip carrier
US6987032B1 (en) Ball grid array package and process for manufacturing same
US7160755B2 (en) Method of forming a substrateless semiconductor package
US6900531B2 (en) Image sensor device
US6770163B1 (en) Mold and method for encapsulation of electronic device
US6689640B1 (en) Chip scale pin array
US20070052076A1 (en) Partially Patterned Lead Frames and Methods of Making and Using the Same in Semiconductor Packaging
US6884652B2 (en) Semiconductor package free of substrate and fabrication method thereof
US6750082B2 (en) Method of assembling a package with an exposed die backside with and without a heatsink for flip-chip

Legal Events

Date Code Title Description
AS Assignment

Owner name: ASAT LTD.,HONG KONG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MCLELLAN, NEIL;WAGENHOFFER, KATHERINE;LIN, GERALDINE TSUI YEE;AND OTHERS;SIGNING DATES FROM 20050112 TO 20050203;REEL/FRAME:016847/0741

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT,TEX

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - FIRST PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0743

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT,TEX

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0827

Effective date: 20100604

Owner name: THE HONGKONG AND SHANGHAI BANKING CORPORATION LIMI

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024611/0097

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, TE

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - FIRST PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0743

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, TE

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0827

Effective date: 20100604

AS Assignment

Owner name: UTAC HONG KONG LIMITED, HONG KONG

Free format text: CHANGE OF NAME;ASSIGNOR:ASAT LIMITED;REEL/FRAME:025221/0597

Effective date: 20100325

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:037880/0534

Effective date: 20150508

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADD ANNEX INADVERTENTLY LEFT OUT ORIGINAL ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED AT REEL: 037880 FRAME: 0534. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:039822/0591

Effective date: 20150508

MAFP

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8