US7535442B2 - Pixel circuit, display and driving method thereof - Google Patents

Pixel circuit, display and driving method thereof Download PDF

Info

Publication number
US7535442B2
US7535442B2 US11/226,320 US22632005A US7535442B2 US 7535442 B2 US7535442 B2 US 7535442B2 US 22632005 A US22632005 A US 22632005A US 7535442 B2 US7535442 B2 US 7535442B2
Authority
US
United States
Prior art keywords
period
potential
drive transistor
correction
output current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/226,320
Other languages
English (en)
Other versions
US20060061560A1 (en
Inventor
Junichi Yamashita
Katsuhide Uchino
Tetsuro Yamamoto
Naobumi Toyomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Assigned to SONY CORPORATION reassignment SONY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOYOMURA, NAOBUMI, UCHINO, KATSUHIDE, YAMAMOTO, TETSURO, YAMASHITA, JUNICHI
Publication of US20060061560A1 publication Critical patent/US20060061560A1/en
Application granted granted Critical
Publication of US7535442B2 publication Critical patent/US7535442B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements

Definitions

  • the present invention relates to a pixel circuit for current-driving a light-emitting element provided for each pixel.
  • the invention also relates to a display that includes the pixel circuits arranged in a matrix, and particularly to an active-matrix display that controls the amount of a current applied to a light-emitting element, such as an organic electro-luminescence (EL) element, by use of insulated-gate field effect transistors provided in the respective pixel circuits.
  • a light-emitting element such as an organic electro-luminescence (EL) element
  • an image display e.g., a liquid crystal display
  • plural liquid crystal pixels are arranged in a matrix, and the transmitted intensity or reflected intensity of incident light is controlled for each pixel based on information of images to be displayed, to thereby display the images.
  • the similar principle also holds for an organic EL display employing organic EL elements for its pixels.
  • the organic EL element is a self-emitting element unlike the liquid crystal element. Therefore, the organic EL display has advantages over the liquid crystal display: high image visibility, no backlight, and high response speed.
  • the organic EL display is a current-control display, which can control the luminance level (gray-scale) of each light-emitting element with the amount of a current applied to the emitting element, and therefore is significantly different from the liquid crystal display, which is a voltage-control display.
  • the organic EL display is driven with a simple-matrix or active-matrix method as with the liquid crystal display.
  • the simple-matrix method employs a simple structure, but involves difficulties of fabricating large-size and high-definition displays. Therefore, the active-matrix displays have been developed more actively in recent years.
  • a current applied to a light-emitting element in each pixel circuit is controlled by an active element (typically a thin film transistor (TFT)) provided in the pixel circuit.
  • TFT thin film transistor
  • Examples of the active-matrix method have been disclosed in Japanese Patent Laid-Opens No. 2003-255856, 2003-271095, 2004-133240, 2004-029791, and 2004-093682.
  • Each pixel circuit includes at least a sampling transistor, a capacitance part, a drive transistor and a light-emitting element.
  • the sampling transistor conducts in response to the control pulse supplied from the scan line to sample the video signal supplied from the signal line.
  • the capacitance part holds an input potential dependent upon the sampled video signal.
  • the drive transistor supplies an output current during a certain emission period according to the input potential held by the capacitance part.
  • the output current has dependence on the carrier mobility in the cannel region of the drive transistor and dependence on the threshold voltage of the drive transistor.
  • the output current supplied from the drive transistor causes the light-emitting element to emit light with a luminance dependent upon the video signal.
  • the drive transistor receives at the gate thereof the input potential held by the capacitance part to flow the output current between the source and drain, to thereby apply a current to the light-emitting element.
  • the emission luminance of the light-emitting element is proportional to the applied current amount.
  • the amount of the output current supplied from the drive transistor is controlled with the gate voltage, i.e., the input potential written to the capacitance part.
  • the conventional pixel circuit changes the input voltage applied to the gate of the drive transistor according to the input video signal, to thereby control the amount of a current supplied to the light-emitting element.
  • Ids denotes a drain current flowing between the source and drain.
  • the drain current corresponds to the above-described output current supplied to the light-emitting element in the pixel circuit.
  • Vgs denotes a voltage applied to the gate (gate-applied voltage) with reference to the potential of the source.
  • the gate-applied voltage corresponds to the above-described input potential in the pixel circuit.
  • Vth denotes the threshold voltage of the transistor.
  • ⁇ denotes the mobility in a semiconductor thin film constituting the channel of the transistor.
  • W, L and Cox denote the channel width, channel length and gate capacitance, respectively.
  • Transistor Characteristic Equation 1 when a thin film transistor operates in the saturated region, a gate voltage Vgs higher than the threshold voltage Vth turns on the transistor to flow the drain current Ids.
  • a constant gate voltage Vgs invariably provides the same drain current Ids to the light-emitting element as indicated by Transistor Characteristic Equation 1. Therefore, supplying the same level input signal to all pixels of a screen should cause all the pixels to emit light with the same luminance, and thus should achieve the uniformity of the screen.
  • the threshold voltage Vth is not constant but varies from pixel to pixel.
  • Transistor Characteristic Equation 1 even if the gate-applied voltage Vgs is constant, variation in the threshold voltage Vth among the drive transistors leads to variation in the drain current Ids. Thus, the luminance varies depending on each pixel, which spoils the uniformity of the screen.
  • a pixel circuit that has a function of canceling variation in the threshold voltage among drive transistors.
  • such a pixel circuit is disclosed in the above-mentioned Japanese Patent Laid-Open No. 2004-133240.
  • the pixel circuit provided with the function of canceling variation in the threshold voltage can improve the uniformity of a screen to some extent.
  • the characteristics of poly-silicon TFTs not only the threshold voltage but also the mobility ⁇ vary depending on each element.
  • Transistor Characteristic Equation 1 shows, variation in the mobility ⁇ results in variation in the drain current Ids even if the gate-applied voltage Vgs is constant. As a result, the emission luminance varies from pixel to pixel, problematically spoiling the uniformity of a screen.
  • the present invention intends to provide a pixel circuit, a display, and a driving method thereof that each allows simultaneous correction of influence of both the threshold voltage and mobility, to thereby permit compensation of variation in the drain current (output current) supplied from the drive transistor.
  • the following configuration is implemented. Specifically, according to an embodiment of the invention, there is provided a pixel circuit disposed at an intersection between a row scan line that supplies a control pulse and a column signal line that supplies a video signal.
  • the pixel circuit includes a sampling transistor conducting in response to the control pulse supplied from the scan line to sample the video signal supplied from the signal line during a certain sampling period, a capacitance part holding an input potential dependent upon the sampled video signal, and a drive transistor supplying an output current during a certain emission period according to the input potential held by the capacitance part.
  • the output current has dependence on a carrier mobility in a channel region of the drive transistor and dependence on a threshold voltage of the drive transistor.
  • the pixel circuit also includes a light-emitting element caused, by the output current supplied from the drive transistor, to emit light with a luminance in response to the video signal, and correction means correcting both the dependence of the output current on the carrier mobility and the dependence of the output current on the threshold voltage simultaneously.
  • the correction section is connected to the drive transistor and the capacitance part, and operates during a correction period preceding to the sampling period.
  • the correction period is separated into a reset period and a detection period.
  • the correction section energizes the capacitance part to reset the potential held by the capacitance part.
  • the correction section stops the energization and detects a potential difference arising between a source and a gate of the drive transistor during a period when a transient current flows through the drive transistor.
  • the capacitance part holds a potential corresponding to the detected potential difference.
  • the held potential includes both a potential component for reducing influence of the threshold voltage on the output current of the drive transistor, and a potential component for reducing influence of the carrier mobility on the output current of the drive transistor.
  • a display that includes a pixel array part having scan lines disposed on rows, signal lines disposed on columns, and a matrix of pixels disposed at intersections between the scan and signal lines, a signal part supplying a video signal to the signal lines, and a scanner part supplying a control pulse to the scan lines to sequentially scan the pixels for each row.
  • Each of the pixels includes at least a sampling transistor, a capacitance part, a drive transistor, and a light-emitting element.
  • the sampling transistor conducts in response to a sampling control pulse supplied from the scan line to sample the video signal supplied from the signal line during a certain sampling period.
  • the capacitance part holds an input potential dependent upon the sampled video signal.
  • the drive transistor supplies an output current during a certain emission period according to the input potential held by the capacitance part.
  • the output current has dependence on a carrier mobility in a channel region of the drive transistor and dependence on a threshold voltage of the drive transistor.
  • the light-emitting element is caused, by the output current supplied from the drive transistor, to emit light with a luminance in response to the video signal.
  • Each of the pixels includes correction means that corrects both the dependence of the output current on the carrier mobility and the dependence of the output current on the threshold voltage simultaneously.
  • the correction section is connected to the drive transistor and the capacitance part, and operates during a correction period preceding to the sampling period. The correction period is separated into a reset period and a detection period.
  • the correction section energizes the capacitance part to reset the potential held by the capacitance part.
  • the correction section stops the energization and detects a potential difference arising between a source and a gate of the drive transistor during a period when a transient current flows through the drive transistor.
  • the capacitance part holds a potential corresponding to the detected potential difference.
  • the held potential includes both a potential component for reducing influence of the threshold voltage on the output current of the drive transistor, and a potential component for reducing influence of the carrier mobility on the output current of the drive transistor.
  • the scanner part includes at least a write scanner, a drive scanner, and a correction scanner. The write scanner supplies the sampling control pulse to the scan lines during the sampling period.
  • the correction scanner supplies a correction control pulse that defines the correction period to the scan lines.
  • the drive scanner supplies a drive control pulse to the scan lines.
  • the drive control pulse differentiates the reset period from the detection period in the correction period and differentiates an emission period from a non-emission period other than the emission period.
  • a method of driving a pixel circuit disposed at an intersection between a row scan line that supplies a control pulse and a column signal line that supplies a video signal includes at least a sampling transistor, a capacitance part, a drive transistor and a light-emitting element.
  • the sampling transistor conducts in response to the control pulse supplied from the scan line to sample the video signal supplied from the signal line during a certain sampling period.
  • the capacitance part holds an input potential dependent upon the sampled video signal.
  • the drive transistor supplies an output current during a certain emission period according to the input potential held by the capacitance part.
  • the output current has dependence on a carrier mobility in a channel region of the drive transistor and dependence on a threshold voltage of the drive transistor.
  • the light-emitting element is caused, by the output current supplied from the drive transistor, to emit light with a luminance in response to the video signal.
  • the method includes a correction step for correcting both the dependence of the output current on the carrier mobility and the dependence of the output current on the threshold voltage simultaneously during a correction period preceding to the sampling period.
  • the correction period is separated into a reset period and a detection period.
  • the correction step includes the sub steps of: energizing the capacitance part to reset the potential held by the capacitance part during the reset period; and stopping the energization and detecting a potential difference arising between a source and a gate of the drive transistor during a period when a transient current flows through the drive transistor during the detection period.
  • the method also includes a holding step for holding a potential corresponding to the detected potential difference in the capacitance part.
  • the held potential includes both a potential component for reducing influence of the threshold voltage on the output current of the drive transistor, and a potential component for reducing influence of the carrier mobility on the output current of the drive transistor.
  • a method of driving a display including a pixel array part, a scanner part and a signal part.
  • the pixel array part includes scan lines disposed on rows, signal lines disposed on columns, and a matrix of pixels disposed at intersections between the scan and signal lines.
  • the signal part supplies a video signal to the signal lines.
  • the scanner part supplies a control pulse to the scan lines to sequentially scan the pixels for each row.
  • Each of the pixels includes at least a sampling transistor, a capacitance part, a drive transistor and a light-emitting element.
  • the sampling transistor conducts in response to a sampling control pulse supplied from the scan line to sample the video signal supplied from the signal line during a certain sampling period.
  • the capacitance part holds an input potential dependent upon the sampled video signal.
  • the drive transistor supplies an output current during a certain emission period according to the input potential held by the capacitance part.
  • the output current has dependence on a carrier mobility in a channel region of the drive transistor and dependence on a threshold voltage of the drive transistor.
  • the light-emitting element is caused, by the output current supplied from the drive transistor, to emit light with a luminance in response to the video signal.
  • the method includes a correction step for correcting at each pixel both the dependence of the output current on the carrier mobility and the dependence of the output current on the threshold voltage simultaneously during a correction period preceding to the sampling period.
  • the correction period is separated into a reset period and a detection period.
  • the correction step includes the sub steps of: energizing the capacitance part to reset the potential held by the capacitance part during the reset period; and stopping the energization and detecting a potential difference arising between a source and a gate of the drive transistor during a period when a transient current flows through the drive transistor during the detection period.
  • the method also includes a holding step for holding a potential corresponding to the detected potential difference in the capacitance part.
  • the held potential includes both a potential component for reducing influence of the threshold voltage on the output current of the drive transistor, and a potential component for reducing influence of the carrier mobility on the output current of the drive transistor.
  • the method further includes a write scanning step for supplying the sampling control pulse to the scan lines during the sampling period, a correction scanning step for supplying a correction control pulse that defines the correction period to the scan lines, and a drive scanning step for supplying a drive control pulse to the scan lines.
  • the drive control pulse differentiates the reset period from the detection period in the correction period and differentiates an emission period from a non-emission period other than the emission period.
  • the pixel circuit corrects both the dependence of the output current on the carrier mobility and that on the threshold voltage simultaneously. Specifically, in a certain detection period, the potential difference arising between the source and gate of the drive transistor is detected during the period when a transient current for detection flows through the drive transistor, and the detected potential difference is fed back to the capacitance part. Since the detection period is set shorter than conventional one, the potential difference between the source and gate can be detected while the transient current is flowing. As a result, the potential corresponding to the detected potential difference includes a potential component for reducing the influence of the carrier mobility on the output current of the drive transistor as well as a potential component for reducing the influence of the threshold voltage thereon.
  • the resulting potential includes only a potential component for reducing the influence of the threshold voltage. Detecting the potential difference in the current-flowing state allows acquisition of information relating to the carrier mobility. Since the influence of the threshold voltage and mobility can be eliminated for each pixel, variation in the output current among pixels can be suppressed over the entire pixel array. In particular, the dependence of the output current on the mobility is high when displaying a gray-scale in a range of gray to white.
  • variation in the output current due to the mobility variation can be suppressed, and thus the uniformity of the screen can be significantly improved when displaying a gray-scale in a range of gray to white.
  • adequate timing control is implemented with maintaining the conventional pixel circuit configuration basically, to thereby allow correction of both threshold voltage variation and mobility variation. Therefore, variation in the output current can be suppressed without increasing the number of elements in the pixel circuit.
  • the potential held by the capacitance part is reset during the reset period preceding to the detection period in order to stably detect the transient current flowing through the drive transistor.
  • This reset operation flows a through-current in the drive transistor although instantaneous, which causes anomalous light-emission of the light-emitting element.
  • This anomalous emission is unnoticeable when displaying a gray-scale in a range of gray to white.
  • this anomalous emission problematically causes so-called “floating black”, spoiling the contrast on the screen.
  • the embodiments of the invention minimize the time length of the reset period for suppressing the through-current, to thereby prevent “floating black”.
  • FIG. 1 is a block diagram illustrating the basic configuration of a display according to an embodiment of the present invention
  • FIG. 2 is a circuit diagram illustrating the configuration of a pixel circuit included in the display of FIG. 1 ;
  • FIG. 3 is a referential timing chart explaining the operation of the pixel circuit of FIG. 2 ;
  • FIG. 4 is a graph illustrating the input voltage/output current characteristic of a drive transistor
  • FIG. 5 is a timing chart explaining the operation of the pixel circuit of FIG. 2 according to an embodiment of the present invention.
  • FIG. 6 is a circuit diagram explaining the operation of the pixel circuit of FIG. 2 according to an embodiment of the present invention.
  • FIG. 7 is a graph illustrating the input voltage/output current characteristic of a drive transistor according to an embodiment of the present invention.
  • FIG. 8 is a block diagram illustrating a display according to an embodiment of the invention.
  • FIG. 9 is a timing chart explaining the operation of the display of FIG. 1 ;
  • FIG. 10 is a timing chart explaining the operation of the display of FIG. 8 ;
  • FIG. 11 is a block diagram illustrating a display according to another embodiment of the present invention.
  • FIG. 12 is a timing chart explaining the operation of the display of FIG. 11 ;
  • FIG. 13 is a circuit diagram illustrating a pixel circuit according to another embodiment of the present invention.
  • the active-matrix display is composed of a pixel array 1 , which is an essential part, and peripheral circuit parts.
  • the peripheral circuit parts include a horizontal selector 3 , a write scanner 4 , a drive scanner 5 , a correction scanner 7 , and so on.
  • the pixel array 1 is composed of row scan lines WS, column signal lines SL, and pixels R, G and B that are disposed in a matrix at intersections between the scan and signal lines.
  • each of the pixels R, G and B is composed of a pixel circuit 2 .
  • the signal lines SL are driven by the horizontal selector 3 .
  • the horizontal selector 3 constitutes a signal part, and supplies video signals to the signal lines SL.
  • the scan lines WS are scanned by the write scanner 4 .
  • Other scan lines DS and AZ are also provided parallel to the scan lines WS.
  • the scan lines DS are scanned by the drive scanner 5 .
  • the scan lines AZ are scanned by the correction scanner 7 .
  • the write scanner 4 , the drive scanner 5 and the correction scanner 7 constitute a scanner part, and sequentially scan one of the respective rows in each one horizontal period.
  • Each pixel circuit 2 samples the video signal from the signal line SL when selected by the scan line WS. Furthermore, the pixel circuit 2 drives a light-emitting element included therein according to the sampled video signal, when selected by the scan line DS. In addition, the pixel circuit 2 implements predetermined correction operation when scanned by the scan line AZ.
  • the write scanner 4 is composed of a shift register basically.
  • the write scanner 4 operates in response to externally supplied clock signals CK and CKX having opposite polarities, to sequentially transfer an externally supplied sampling start pulse WSST in each one horizontal period.
  • the write scanner 4 sequentially outputs a sampling control pulse to the scan lines WS for the pixels of the respective rows.
  • the drive scanner 5 is also composed of a shift register, and sequentially transfers in each one horizontal period, a drive start pulse DSST in response to the clock signals CK and CKX, to thereby output a drive control pulse to the scan lines DS for the pixels of the respective rows.
  • the correction scanner 7 is also composed of a shift register, and sequentially transfers in synchronized with the clock signals CK and CKX, an externally supplied correction start pulse AZST, to thereby output a correction control pulse to the pixels of the respective rows.
  • the clock signals CK and CKX are commonly supplied to the write scanner 4 , the drive scanner 5 and the correction scanner 7 of the scanner part.
  • the start pulses WSST, DSST and AZST have different waveforms depending on the function of the respective scanners.
  • the pixel array 1 is typically formed on an insulating substrate, such as a glass substrate, to form a flat panel.
  • Each pixel circuit 2 is made of amorphous-silicon TFTs or low-temperature poly-silicon TFTs. If the pixel circuit 2 is made of the amorphous-silicon TFTs, the scanner part is formed on a tape automated bonding (TAB) base separated from the flat panel, followed by being connected to the flat panel via a flexible cable. If the pixel circuit 2 is made of the low-temperature poly-silicon TFTs, since the scanner part is also formed of the low-temperature poly-silicon TFTs, the pixel array part and scanner part can be formed on the same flat panel integrally. In either case, typically the clock pulses CK and CKX are commonly supplied to the scanners 4 , 5 and 7 as described above, in order to reduce the number of kinds of input clock pulses.
  • TAB tape automated bonding
  • FIG. 2 is a circuit diagram illustrating the basic configuration of the pixel circuit included in the pixel array shown in FIG. 1 .
  • the pixel circuit 2 is composed of five thin film transistors Tr 1 to Tr 5 , two capacitance elements Cs 1 and Cs 2 , and one light-emitting element EL. All of the transistors Tr 1 to Tr 5 are a P-channel poly-silicon TFT. However, the present invention is not limited thereto.
  • the transistors may also include N-cannel poly-silicon TFTs.
  • the pixel circuit may be composed of N-cannel amorphous-silicon TFTs. Two capacitance elements Cs 1 and Cs 2 integrally constitute the capacitance part of the pixel circuit 2 .
  • the light-emitting element EL is a dual-terminal organic EL element with an anode and cathode for example. However, the present invention is not limited thereto.
  • the light-emitting element encompasses all devices that are current-driven to emit light.
  • the gate (G) of the drive transistor Tr 2 which is central to the pixel circuit 2 , is connected to a point G.
  • the source (S) and drain (D) thereof are connected to points S and D, respectively.
  • the anode of the light-emitting element EL is connected to the point D, while the cathode thereof is grounded.
  • the switching transistor Tr 4 is connected between a supply potential Vcc and the point S, and controls switching on and off of the light-emitting element EL.
  • the gate of the transistor Tr 4 is connected to the scan line DS.
  • the sampling transistor Tr 1 is connected between the signal line SL and a point A.
  • the gate of the sampling transistor Tr 1 is connected to the scan line WS.
  • Connected between the points A and S is the detection transistor Tr 5 .
  • the gate thereof is connected to the scan line AZ.
  • the switching transistor Tr 3 is connected between the point G and a certain offset potential Vofs.
  • the gate thereof is connected to the scan line AZ.
  • the detection transistor Tr 5 and the switching transistor Tr 3 constitute a correction section for canceling the threshold voltage Vth.
  • One capacitance element Cs 1 is connected between the points A and G, while the other capacitance element Cs 2 is connected between the supply potential Vcc and the point A.
  • the drive transistor Tr 2 flows the drain current Ids between the source and drain according to the gate voltage Vgs applied between the source and gate, to thereby drive the light-emitting element EL with the drain current Ids.
  • the gate voltage Vgs and the drain current Ids are defined as the input potential and output current, respectively.
  • the gate voltage Vgs is defined based on the video signal Vsig supplied from the signal line SL, and the drain current Ids is applied based on the gate voltage Vgs.
  • the emission luminance of the light-emitting element EL can be controlled according to the gray-scale of the video signal.
  • the threshold voltage Vth of the drive transistor Tr 2 varies depending on each pixel. In order to cancel this variation, the threshold voltage Vth of the drive transistor Tr 2 is detected and stored in the capacitance element Cs 1 in advance. Subsequently, the sampling transistor Tr 1 is turned on to write the signal potential Vsig to the capacitance element Cs 2 . The drive transistor Tr 2 is driven with the gate potential Vgs defined by thus obtained Vth and Vsig.
  • FIG. 3 is a timing chart explaining the operation of the pixel circuit of FIG. 2 .
  • FIG. 3 illustrates along a time axis T, the waveforms of control pulses applied to the scan lines WS, AZ and DS.
  • each control pulse is given the same numeral as that of the corresponding scan line. Since all the transistors are a P-channel transistor, the transistor is “off” when the scan line is at the high level, and is “on” when at the low level. Therefore, for simplified description, fall down of the control pulse from the high level to the low level will be referred to as “on”, while rise up from the low level to the high level will be referred to as “off”, hereinafter.
  • FIG. 3 also illustrates potential changes at the points A and G associated with the waveforms of the control pulses WS, AZ and DS.
  • the period from timing T 1 to T 7 is defined as one field (1f). During one field, each row of the pixel array is sequentially scanned once.
  • the timing chart illustrates the waveforms of the control pulses WS, AZ and DS applied to the pixels of one row.
  • the control pulses WS and AZ are “off”, while the control pulse DS is “on”. Therefore, the sampling transistor Tr 1 , the detection transistor Tr 5 and the switching transistor Tr 3 are in the off-state while only the switching transistor Tr 4 is in the on-state.
  • the point A is at the signal potential Vsig
  • the point G is at the potential lower than Vsig by Vth.
  • the point S is at Vcc since the transistor Tr 4 is in the on-state. Therefore, a sufficient voltage higher than Vth is applied between the source and gate of the transistor Tr 2 , which supplies the output current Ids to the light-emitting element EL.
  • the light-emitting element EL is in the emission state at the timing T 0 .
  • the control pulse AZ is switched on and thus the transistors Tr 5 and Tr 3 are turned on.
  • This operation directly couples the points A and S to each other, and therefore the potential at the point A sharply rises up toward the supply potential Vcc.
  • the transistor Tr 3 since the transistor Tr 3 is turned on, the potential at the point G sharply falls down toward the certain offset potential Vofs.
  • the control pulse DS is turned off and thus the switching transistor Tr 4 enters the non-conductive state.
  • This operation isolates the point S from the supply potential Vcc, which turns the light-emitting element to the non-emission state.
  • Vcc supply potential
  • the potential at the point A reaches Vcc while the potential at the point G reaches Vofs. Therefore, the potentials of the capacitance elements Cs 1 and Cs 2 are reset.
  • This reset operation serves as a preparation for stabilizing the subsequent detection operation.
  • the period T 1 -T 2 is referred to as a reset period in the present specification.
  • the power feed from the power supply is interrupted and discharging of the capacitance element Cs 1 is initiated to flow a transient current via the transistor Tr 5 , which lowers the potential at the point A from Vcc.
  • the transient current disappears when the potential at the point A drops to the potential higher by Vth than the potential at the point G.
  • the potential difference between the points A and G becomes Vth, and the potential Vth is stored in the capacitance element Cs 1 .
  • a period T 2 -T 3 is referred to as a detection period in the present specification.
  • the detection period T 2 -T 3 has a sufficient long time length so that the transient current flowing through the drive transistor falls off to zero.
  • a period T 1 -T 3 which is the sum of the reset and detection periods, is referred to as a correction period in the present specification.
  • the correction period T 1 -T 3 is defined by the control pulse AZ.
  • the control pulse DS differentiates the reset period T 1 -T 2 from the detection period T 2 -T 3 in the correction period T 1 -T 3 .
  • the control pulse DS basically controls switching on and off of the switching transistor Tr 4 , and therefore defines the non-emission period and emission period.
  • the control pulse WS is switched on, which turns on the sampling transistor Tr 1 .
  • the video signal Vsig supplied from the signal line SL is sampled by the capacitance element Cs 2 .
  • the potential at the point A rises from Vth to the signal potential Vsig.
  • the potential at the point G also rises with maintaining the potential difference Vth.
  • the potential difference between the points A and G is kept at Vth even after the sampling.
  • the control pulse WS is switched off and thus the sampling transistor Tr 1 enters the non-conductive state.
  • sampling period T 4 -T 5 Since the sampling operation for sampling Vsig and storing it in Cs 2 is implemented during a period T 4 -T 5 , this period is referred to as a sampling period.
  • the length of the sampling period T 4 -T 5 is equal to that of one horizontal period 1 H.
  • the control signal DS is switched on again, which turns on the switching transistor Tr 4 .
  • This switching causes the drive transistor Tr 2 to supply the drain current Ids to the light-emitting element EL according to the potential difference Vgs between the potentials at the points S and G.
  • the light-emitting element EL emits light with a luminance dependent upon Vgs.
  • the field ends and the next field starts. Initially the reset period starts in the next field.
  • the input potential Vgs is the potential at the point G relative to the potential at the point S.
  • the point S is connected to the power supply and therefore the potential thereat is Vcc since the transistor Tr 4 is in the on-state.
  • the potential at the point A is Vsig as described above.
  • the potential at the point G is lower by Vth than the potential at the point A. Therefore, Vgs, which is the potential at the point G relative to the potential at the point S, equals Vcc ⁇ (Vsig ⁇ Vth).
  • the term (Vcc ⁇ Vsig) replaces the term (Vgs ⁇ Vth) included in Transistor Characteristic Equation 1 and therefore Vth is cancelled. Therefore, the pixel circuit 2 of FIG. 2 can supply the output current Ids dependent upon the value of Vsig to the light-emitting element EL independently of Vth of the drive transistor Tr 2 . Accordingly, even if Vth of the drive transistor Tr 2 varies from pixel to pixel, the pixel array can supply an output current from which the variation has been eliminated to the light-emitting element EL of each pixel.
  • FIG. 4 is a graph of Characteristic Equation 2.
  • the output current Ids is plotted on the ordinate and the input potential Vcc ⁇ Vsig on the abscissa.
  • Characteristic Equation 2 is represented beside the graph.
  • the term including Vth of the drive transistor is absent.
  • the mobility ⁇ remains in the equation.
  • the mobility ⁇ depends on the device and varies from pixel to pixel as with Vth. Therefore, canceling only Vth does not lead to complete elimination of variation in the output current Ids.
  • the transistor characteristic with large ⁇ is expressed with the full line while that with small ⁇ is expressed with the dashed line.
  • a larger coefficient ⁇ of the characteristic equation leads to a steeper characteristic curve.
  • FIG. 5 is a timing chart explaining the operation of the pixel circuit according to an embodiment of the invention.
  • the configuration of the pixel circuit is the same as that shown in FIG. 2 .
  • the control sequence thereof is improved to allow canceling of variation in ⁇ as well as Vth.
  • the timing chart of FIG. 5 also illustrates the waveform changes of the control pulses WS, AZ and DS, and the potential changes at the points A and G.
  • the potential at the point A in the pixel circuit according to the embodiment of the invention is expressed with the full line.
  • the potential change at the point A in the pixel circuit, described with FIG. 3 is expressed with the dashed line for comparison.
  • the control pulse DS is switched off and thus the power supply to the drive transistor Tr 2 is interrupted.
  • the potential at the point A is discharged until the drive transistor Tr 2 is cut off as shown with the dashed line.
  • the potential at the point A after the cut off is Vofs+Vth, and therefore Vth is detected and stored.
  • the control pulse AZ is turned off (refer to FIG. 3 ), and then the control pulse WS is turned on.
  • the signal voltage Vsig is written to the point A and the potential at the point G becomes Vsig ⁇ Vth.
  • the control pulse DS is switched on and the potential at the point S becomes Vcc.
  • the output current Ids flowing through the drive transistor Tr 2 is represented by the above-described Characteristic Equation 2, which includes no term of Vth.
  • Characteristic Equation 2 which includes no term of Vth.
  • the embodiment of the invention significantly shortens the correction period T 1 -T 3 defined by the control pulse AZ as shown in the timing chart of FIG. 5 , to thereby correct the mobility ⁇ simultaneously with the correction of Vth.
  • the shortening of the correction period T 1 -T 3 also shortens the detection period T 2 -T 3 . Therefore, the drive transistor Tr 2 is not cut off, and the potential at the point A at the end of the detection period T 2 -T 3 is, as the full line shows, Vofs+Vth+Va, which is higher by the finite voltage Va than the above-described cut-off level.
  • the sequence passes through the sampling period T 4 -T 5 to reach the emission period, during which the emitting operation of the light-emitting element is implemented.
  • the input potential Vgs is the potential at the point G relative to the potential at the point S.
  • the point S is connected to the power supply and therefore the potential thereat is Vcc since the transistor Tr 4 is in the on-state.
  • the potential at the point A is Vsig as described above.
  • the potential at the point G is lower by Vth+Va than the potential at the point A. Therefore, Vgs, which is the potential at the point G relative to the potential at the point S, equals Vcc ⁇ (Vsig ⁇ (Vth+Va)).
  • Characteristic Equation 3 has the voltage term additionally including Va although Vth is similarly canceled. That is, Characteristic Equation 3 results from addition of Va to Characteristic Equation 2. According to Characteristic Equation 3, the term Va for correcting the mobility shifts the luminance toward higher levels.
  • the embodiment of the present invention shortens the period for correcting Vth in order to correct the mobility, and therefore the output current during the emission period is expressed by Characteristic Equation 3.
  • FIG. 6 is a circuit diagram illustrating the operational state of the pixel circuit 2 during the detection period. During the detection period, the sampling transistor Tr 1 and the switching transistor Tr 4 are “off” while the detection transistor Tr 5 and the switching transistor Tr 3 are “on” as described above. The drive transistor Tr 2 is isolated from the power supply since the transistor Tr 4 is “off”.
  • the gate G and source S of the drive transistor Tr 2 is connected via the capacitance element Cs 1 to each other since the detection transistor Tr 5 is “on”.
  • Vs is the potential at the point S and Vofs is the potential at the point G
  • Vs ⁇ Vofs in Characteristic Equation 4 indicates Vgs.
  • FIG. 7 is a graph illustrating the current/voltage characteristic of the drive transistor, expressed by Characteristic Equation 6.
  • Characteristic Equation 6 is represented beside the graph.
  • the graph corresponds to the graph of FIG. 4 .
  • the output current Ids is plotted on the ordinate and the input potential Vcc ⁇ Vsig on the abscissa.
  • the full line characteristic curve corresponds to the maximum mobility ⁇ in the range of mobility variation, and the dashed line curve to the minimum mobility.
  • the characteristic curves expressed by Characteristic Equation 6 result from a shift, relative to the curves of FIG. 4 , in the negative direction of the abscissa by Va included in the voltage term.
  • Va includes the mobility g in the denominator thereof, a higher mobility ⁇ leads to a lower Va while a lower mobility ⁇ leads to a higher Va.
  • the shift amount of the characteristic curve differs depending on the mobility. This shift amount difference serves to reduce the influence of the mobility ⁇ .
  • the I/V characteristic curves having the different mobility ⁇ intersect each other in a gray displaying region.
  • variation in the output current due to variation in the mobility ⁇ can be suppressed in a range from a gray displaying region to a white displaying region. Therefore, an organic EL panel having no luminance variation and excellent uniformity can be obtained.
  • the peripheral scanners for controlling the operational timing for the pixel circuit need to have inventive features.
  • the clocks CK and CKX are commonly used for the write scanner 4 , the drive scanner 5 and the correction scanner 7 in order to reduce the number of clocks to the scanner part. Therefore, the time resolution of timing control for the pixel circuit 2 cannot be set more minute than the half period of the clocks CK and CKX in principle. Because of this limitation, the configuration of the peripheral scanner part of FIG. 1 is inadequate.
  • the write scanner 4 is externally supplied with the clocks CK and CKX common to the drive scanner 5
  • the correction scanner 7 is supplied with clocks AZCK and AZCKX different from the clocks CK and CKX.
  • the clocks AZCK and AZCKX have the same period as that of the clocks CK and CKX but have a phase different from that of the clocks CK and CKX. This phase difference allows minute control of the control timing for the pixel circuit 2 with a time resolution shorter than the half period of the clocks.
  • FIG. 9 is a timing chart explaining the operation of the scanner part of FIG. 1 .
  • the timing chart is illustrated based on a positive logic and therefore high and low levels of each pulse waveform correspond to “on” and “off”, respectively.
  • the correction scanner 7 is supplied with the start pulse AZST while the drive scanner 5 is supplied with another start pulse DSST as described above. Both scanners are supplied with the common clock CK. The period of the clock CK is defined as 2H.
  • the correction scanner 7 latches the start pulse AZST at an edge of the clock CK, and sequentially transfers the start pulse AZST to output the correction control pulse AZ to pixels for each row.
  • the timing chart represents control pulses AZ 1 and AZ 2 that are output to the first and second rows, respectively.
  • the drive scanner 5 sequentially transfers the start pulse DSST in synchronized with the clock CK, to output the drive control pulses DS 1 , DS 2 and so on.
  • the pulse width of AZ 1 defines the correction period for the first row.
  • the reset period and detection period included in the correction period are differentiated by the control pulse DS 1 .
  • the time length of the detection period is at least 1 H. As long as the clock CK is commonly used for the correction scanner 7 and the drive scanner 5 , the time length of the detection period cannot be set shorter than 1 H in principle.
  • the detection period adequate to correct variation in the mobility ⁇ ranges from about several microseconds to about 20 ⁇ s, depending on the parameters.
  • typically the length of 1 H period is 20-50 ⁇ s, depending on the field frequency and the number of pixels. In most panels, therefore, the detection period needs to be shorter than 1 H to implement optimum correction of mobility variation.
  • conventional timing control of FIG. 9 involves difficulties of achieving the shorter detection period.
  • Commonly using the same clock CK of the same phase results in a detection period whose length is an integral multiple of half period of the clock pulse, and therefore is at least 1 H.
  • the 1 H period has a length of 20-40 ⁇ s, depending on the frequency of the panel. This length is insufficient to correct mobility variation.
  • FIG. 10 is a timing chart explaining the operation of the scanner part of the display according to the embodiment of the invention shown in FIG. 8 .
  • FIG. 10 is different from FIG. 9 in that the correction scanner 7 receives the clock AZCK different from the clock CK input to the drive scanner 5 .
  • the clocks AZCK and CK have the same frequency but have different phases varying by ⁇ . Changing this phase difference ⁇ can freely vary the overlap between the correction control pulse AZ 1 and the drive control pulse DS 1 .
  • the detection period can be set shorter than 1 H, which allows sufficient correction of mobility variation. However, shortening the detection period correspondingly leads to a longer reset period.
  • a through-current flows in the drive transistor and is supplied to the light-emitting element EL.
  • the through-current causes anomalous light-emission of the light-emitting element EL, which results in floating black on the screen.
  • a display shown in FIG. 11 is an embodiment for eliminating this disadvantage and allowing shortening of a reset period.
  • the embodiment of FIG. 11 is the same as the preceding embodiment of FIG. 8 .
  • the difference therebetween is that in the embodiment of FIG. 11 , a signal AZENB for limitation is input to the correction scanner 7 in order to shorten the reset period.
  • the correction scanner 7 of FIG. 11 is supplied with the pulse AZENB for limitation in addition to the start pulse AZST and the clock pulse AZCK.
  • the correction scanner 7 sequentially transfers the start pulse AZST in sync with the clock AZCK, and sequentially outputs primary control pulses AZ 1 , AZ 2 , AZ 3 and so on in a period of 1 H from each stage of the shift register. AND operation of AZ 1 and AZ 2 is executed to produce a secondary control pulse AZ 1 ′.
  • AND operation of the primary control pulses AZ 2 and AZ 3 is executed to obtain a secondary control pulse AZ 2 ′.
  • the pulse width of the secondary control signals AZ 1 ′, AZ 2 ′ and so on is 1 H as shown in the drawing.
  • AND operation of the secondary control pulse AZ 1 ′ and the clock pulse AZENB for limitation is executed to obtain a tertiary control signal AZ 1 ′′.
  • AND operation of the secondary control pulse AZ 2 ′ and AZENB is executed to obtain the next tertiary control pulse AZ 2 ′′.
  • the pulse width of the tertiary control pulses. AZ 1 ′′, AZ 2 ′′ and so on is smaller than 1 H as is apparent from the timing chart.
  • the tertiary control pulses AZ 1 ′′, AZ 2 ′′ and so on are sequentially supplied in a period of 1 H to the pixels of the respective rows of the pixel array.
  • the drive scanner 5 sequentially transfers the start pulse DSST in sync with the clock CK, and supplies control pulses DS 1 , DS 2 and so on to the pixels of the respective rows of the pixel array in a period of 1 H.
  • the overlap between AZ 1 ′′ and DS 1 corresponds to the reset period for the pixels of the first row. Since the pulse width of AZ 1 ′′ is limited to be shorter than 1 H, the reset period is made shorter than 1 H. Shortening the reset period in such a manner allows suppression of floating black. In addition, shortening of the detection period is also allowed to thereby enable correction of both the threshold voltage and mobility. Thus, a display of high uniformity can be obtained.
  • the transistors are a P-channel thin film transistor.
  • the invention is not limited thereto but can also employ N-channel transistors.
  • FIG. 13 illustrates another embodiment of the pixel circuit.
  • the pixel circuit 2 is composed of five thin film transistors Tr 1 to Tr 5 , two capacitance elements Cs 1 and Cs 2 , and one light-emitting element EL.
  • the drive transistor Tr 2 is a P-channel transistor
  • the sampling transistor Tr 1 , the switching transistor Tr 3 , the switching transistor Tr 4 and the detection transistor Tr 5 are N-channel transistors.
  • the capacitance elements Cs 1 and Cs 2 constitute a capacitance part.
  • the detection transistor Tr 5 and the switching transistor Tr 3 constitute a correction section.
  • the source (point S) of the drive transistor Tr 2 is connected to a supply potential Vcc, and the drain (point D) thereof is connected via the switching transistor Tr 4 to the anode of the light-emitting element EL.
  • the gate (point G) of the drive transistor Tr 2 is connected via the detection transistor Tr 5 to the point D.
  • the sampling transistor Tr 1 is connected between the signal line SL and a point A.
  • the capacitance element Cs 2 is connected between the point A and the supply potential Vcc.
  • the capacitance element Cs 1 is connected between the points A and G.
  • the switching transistor Tr 3 is connected between the point A and a certain offset potential Vofs.
  • the peripheral scanner part includes the write scanner 4 , the drive scanner 5 and the correction scanner 7 .
  • the write scanner 4 controls switching on and off of the sampling transistor Tr 1 via the scan line WS.
  • the drive scanner 5 controls switching on and off of the switching transistor Tr 4 via the scan line DS.
  • the correction scanner 7 controls switching on and off of the detection transistor Tr 5 and the switching transistor Tr 3 via the scan line AZ.
  • the display according to the embodiment of the invention is basically composed of the pixel array part 1 , scanner part and signal part.
  • the pixel array part 1 includes the scan lines WS, DS and AZ disposed on rows, signal lines SL disposed on columns, and a matrix of the pixel circuits 2 disposed at intersections between the scan and signal lines.
  • the signal part is composed of the horizontal selector 3 , and supplies the video signals Vsig to the signal lines DS.
  • the scanner part supplies control pulses to the scan lines WS, DS and AZ, to sequentially scan the pixel circuits 2 for each row.
  • Each pixel circuit 2 includes at least the sampling transistor Tr 1 , the capacitance part Cs 1 and Cs 2 , the drive transistor Tr 2 and the light-emitting element EL.
  • the sampling transistor Tr 1 conducts in response to the sampling control pulse supplied from the scan line WS to sample the video signal Vsig supplied from the signal line SL during a certain sampling period.
  • the capacitance part Cs 1 and Cs 2 holds the input potential Vgs dependent upon the sampled video signal Vsig.
  • the drive transistor Tr 2 supplies the output current Ids during a certain emission period according to the input potential Vgs held by the capacitance part Cs 1 and Cs 2 .
  • the output current Ids has dependence on the carrier mobility ⁇ in the channel region of the drive transistor Tr 2 and dependence on the threshold voltage Vth of the drive transistor Tr 2 as indicated by Transistor Characteristic Equation 1.
  • the output current Ids supplied from the drive transistor Tr 2 causes the light-emitting element EL to emit light with a luminance dependent upon the video signal Vsig.
  • the pixel circuit 2 includes the correction section for simultaneously correcting both the dependence of the output current Ids on the carrier mobility ⁇ and that on the threshold voltage Vth.
  • This correction section is made up of the detection transistor Tr 5 and the switching transistor Tr 3 .
  • the pixel circuit 2 also includes the transistor Tr 4 to thereby switch the emission period and non-emission period of the light-emitting element EL.
  • the correction section (Tr 5 and Tr 3 ) is connected to the drive transistor Tr 2 and the capacitance part (Cs 1 and Cs 2 ), and operates during the correction period T 1 -T 3 preceding to the sampling period T 4 -T 5 .
  • the correction period T 1 -T 3 is separated into the reset period T 1 -T 2 and the detection period T 2 -T 3 .
  • the correction section (Tr 5 and Tr 3 ) energizes the capacitance part (Cs 1 and Cs 2 ), to thereby reset the potential held by the capacitance part.
  • the correction section (Tr 5 and Tr 3 ) stops the energization and detects the potential difference arising between the source (point S) and gate (point G) of the drive transistor Tr 2 during the period when the transient current Iref flows through the drive transistor Tr 2 .
  • the capacitance part (Cs 1 and Cs 2 ) holds the potential Vth+Va corresponding to the detected potential difference.
  • the held potential Vth+Va includes both potential components Vth and Va for reducing the influence of the threshold voltage Vth and the influence of the carrier mobility ⁇ , respectively, on the output current Ids of the drive transistor Tr 2 .
  • the scanner part includes at least the write scanner 4 , the drive scanner 5 and the correction scanner 7 .
  • the write scanner 4 supplies the sampling control pulses to the scan lines WS during the sampling period T 4 -T 5 .
  • the correction scanner 7 supplies the correction control pulses defining the correction period T 1 -T 3 to the scan lines AZ.
  • the drive scanner 5 supplies the drive control pulses to the scan lines DS.
  • the drive control pulse differentiates the reset period T 1 -T 2 from the detection period T 2 -T 3 in the correction period T 1 -T 3 , and differentiates the emission period T 6 -T 8 from the non-emission period T 2 -T 6 .
  • the correction scanner 7 operates in sync with the first clock AZCK, and sequentially supplies one of the respective correction control pulses AZ 1 , AZ 2 and so on to the scan line AZ of one of the respective rows in each one horizontal period (1 H).
  • the drive scanner 5 operates in sync with the second clock CK, and sequentially supplies one of the respective drive control pulses DS 1 , DS 2 and so on to the scan line DS of one of the respective rows in each one horizontal period (1 H).
  • the first and second clocks AZCK and CK have the same period (2H), but have different phases varying by ⁇ . By utilizing this phase difference, the time length of the detection period, defined by the correction control pulse AZ 1 and the drive control pulse DS 1 , is set shorter than one horizontal period (1 H).
  • the scanner part can adjust the phase difference a between the first and second clocks AZCK and CK, and therefore allows adequate setting of the time length of the detection period.
  • the correction scanner 7 includes a unit for limiting the time length of the correction control pulses AZ 1 , AZ 2 and so on.
  • the time length of the reset period is shortened to thereby suppress a through-current arising from the energization and flowing through the drive transistor Tr 2 to the light-emitting element EL during the reset period, which suppresses anomalous light-emission of the light-emitting element EL attributed to the through-current.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)
US11/226,320 2004-09-17 2005-09-15 Pixel circuit, display and driving method thereof Active 2028-01-08 US7535442B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPP2004-270786 2004-09-17
JP2004270786A JP5017773B2 (ja) 2004-09-17 2004-09-17 画素回路及び表示装置とこれらの駆動方法

Publications (2)

Publication Number Publication Date
US20060061560A1 US20060061560A1 (en) 2006-03-23
US7535442B2 true US7535442B2 (en) 2009-05-19

Family

ID=36073441

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/226,320 Active 2028-01-08 US7535442B2 (en) 2004-09-17 2005-09-15 Pixel circuit, display and driving method thereof

Country Status (3)

Country Link
US (1) US7535442B2 (zh)
JP (1) JP5017773B2 (zh)
CN (1) CN100433108C (zh)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070152920A1 (en) * 2005-10-07 2007-07-05 Sony Corporation Pixel circuit and display apparatus
US20080018629A1 (en) * 2006-07-19 2008-01-24 Sony Corporation Display apparatus, driving method therof and electronic device
US20080122756A1 (en) * 2006-06-30 2008-05-29 Canon Kabushiki Kaisha Display apparatus and drive method thereof
US20080198111A1 (en) * 2007-02-21 2008-08-21 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US20090001378A1 (en) * 2007-06-29 2009-01-01 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
US20090251493A1 (en) * 2005-11-14 2009-10-08 Sony Corporation Pixel Circuit and Display Apparatus
US20090315813A1 (en) * 2008-06-23 2009-12-24 Sony Corporation Display apparatus, driving method for display apparatus and electronic apparatus
US20100053233A1 (en) * 2008-09-04 2010-03-04 Seiko Epson Corporation Method of driving pixel circuit, light emitting device, and electronic apparatus
US20100171685A1 (en) * 2005-11-30 2010-07-08 Semiconductor Energy Laboratory Co., Ltd. Display device
US9030387B2 (en) 2011-12-29 2015-05-12 Lg Display Co., Ltd. Light emitting display device and driving method thereof
US9070646B2 (en) 2011-12-01 2015-06-30 Lg Display Co., Ltd. Organic light emitting display device
US9548020B2 (en) 2011-10-12 2017-01-17 Lg Display Co., Ltd. Organic light-emitting display device to compensate pixel threshold voltage
US20220199013A1 (en) * 2020-12-22 2022-06-23 Wuhan Tianma Micro-Electronics Co., Ltd. Display device

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4923410B2 (ja) 2005-02-02 2012-04-25 ソニー株式会社 画素回路及び表示装置
JP4706288B2 (ja) * 2005-03-14 2011-06-22 ソニー株式会社 画素回路及び表示装置
JP2006317600A (ja) * 2005-05-11 2006-11-24 Sony Corp 画素回路
JP2006317696A (ja) * 2005-05-12 2006-11-24 Sony Corp 画素回路および表示装置、並びに画素回路の制御方法
JP2007108381A (ja) * 2005-10-13 2007-04-26 Sony Corp 表示装置および表示装置の駆動方法
JP5478000B2 (ja) * 2005-11-30 2014-04-23 株式会社半導体エネルギー研究所 表示装置、表示モジュール、及び電子機器
JP2007286452A (ja) * 2006-04-19 2007-11-01 Sony Corp 画像表示装置
JP4240068B2 (ja) * 2006-06-30 2009-03-18 ソニー株式会社 表示装置及びその駆動方法
JP2008026468A (ja) * 2006-07-19 2008-02-07 Sony Corp 画像表示装置
TWI343042B (en) * 2006-07-24 2011-06-01 Au Optronics Corp Light-emitting diode (led) panel and driving method thereof
JP5130667B2 (ja) * 2006-07-27 2013-01-30 ソニー株式会社 表示装置
JP4203773B2 (ja) * 2006-08-01 2009-01-07 ソニー株式会社 表示装置
JP2008058940A (ja) * 2006-08-02 2008-03-13 Sony Corp 表示装置、表示装置の駆動方法および電子機器
JP5055879B2 (ja) * 2006-08-02 2012-10-24 ソニー株式会社 表示装置および表示装置の駆動方法
JP4967512B2 (ja) * 2006-08-03 2012-07-04 ソニー株式会社 表示装置
JP4967511B2 (ja) * 2006-08-03 2012-07-04 ソニー株式会社 表示装置
JP5261900B2 (ja) * 2006-08-23 2013-08-14 ソニー株式会社 画素回路
JP2008203478A (ja) * 2007-02-20 2008-09-04 Sony Corp 表示装置とその駆動方法
JP4737120B2 (ja) * 2007-03-08 2011-07-27 セイコーエプソン株式会社 画素回路の駆動方法、電気光学装置および電子機器
US8847939B2 (en) 2007-03-08 2014-09-30 Sharp Kabushiki Kaisha Method of driving and a driver for a display device including an electric current driving element
JP2008224787A (ja) * 2007-03-09 2008-09-25 Sony Corp 表示装置及び表示装置の駆動方法
JP2008233502A (ja) * 2007-03-20 2008-10-02 Sony Corp 有機エレクトロルミネッセンス発光部の駆動方法
JP2008233501A (ja) * 2007-03-20 2008-10-02 Sony Corp 有機エレクトロルミネッセンス発光部の駆動方法
JP4470960B2 (ja) * 2007-05-21 2010-06-02 ソニー株式会社 表示装置及びその駆動方法と電子機器
JP2009031620A (ja) * 2007-07-30 2009-02-12 Sony Corp 表示装置及び表示装置の駆動方法
JP5157317B2 (ja) * 2007-08-21 2013-03-06 ソニー株式会社 有機エレクトロルミネッセンス発光部の駆動方法、及び、有機エレクトロルミネッセンス表示装置
JP2010002498A (ja) * 2008-06-18 2010-01-07 Sony Corp パネルおよび駆動制御方法
KR100952836B1 (ko) * 2008-07-21 2010-04-15 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기전계발광 표시장치
JP5369578B2 (ja) * 2008-09-26 2013-12-18 セイコーエプソン株式会社 画素回路の駆動方法、発光装置および電子機器
JP5287024B2 (ja) * 2008-08-18 2013-09-11 セイコーエプソン株式会社 画素回路の駆動方法、発光装置および電子機器
JP5332454B2 (ja) * 2008-09-26 2013-11-06 セイコーエプソン株式会社 画素回路の駆動方法、発光装置および電子機器
JP4930547B2 (ja) * 2009-05-25 2012-05-16 ソニー株式会社 画素回路及び画素回路の駆動方法
JP2011034004A (ja) * 2009-08-05 2011-02-17 Sony Corp 補正回路および表示装置
JP5371630B2 (ja) * 2009-08-26 2013-12-18 株式会社ジャパンディスプレイ 表示装置
JP5627311B2 (ja) 2010-06-21 2014-11-19 キヤノン株式会社 表示装置およびその駆動方法
KR101760102B1 (ko) 2010-07-19 2017-07-21 삼성디스플레이 주식회사 표시 장치, 표시 장치를 위한 주사 구동 장치 및 그 구동 방법
JP6018409B2 (ja) * 2011-05-13 2016-11-02 株式会社半導体エネルギー研究所 発光装置
KR101962097B1 (ko) * 2011-10-18 2019-03-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
TWI479468B (zh) * 2013-06-17 2015-04-01 Innolux Corp 畫素結構及顯示裝置
JP2015079107A (ja) * 2013-10-17 2015-04-23 ソニー株式会社 表示装置、表示装置の駆動方法、及び、電子機器
CN103680437A (zh) * 2013-11-11 2014-03-26 京东方科技集团股份有限公司 电流获取装置、驱动装置及方法、阵列基板及其制备方法
CN104916257A (zh) * 2015-07-15 2015-09-16 京东方科技集团股份有限公司 一种像素电路及其驱动方法、显示面板和显示装置
CN105096825B (zh) * 2015-08-13 2018-01-26 深圳市华星光电技术有限公司 显示装置
JP2017176318A (ja) * 2016-03-29 2017-10-05 ソニー・オリンパスメディカルソリューションズ株式会社 医療用立体観察装置、医療用立体観察方法、プログラム、及び医療用立体観察システム
CN106910459B (zh) * 2017-04-26 2019-01-25 上海天马有机发光显示技术有限公司 一种有机发光显示面板、其驱动方法及显示装置
KR102369284B1 (ko) * 2017-06-01 2022-03-04 삼성디스플레이 주식회사 유기전계발광 표시장치 및 그의 구동방법
CN107393460B (zh) * 2017-08-08 2020-03-27 惠科股份有限公司 一种显示装置的驱动方法和驱动装置
CN111583872B (zh) * 2020-06-11 2021-03-12 京东方科技集团股份有限公司 像素补偿装置及像素补偿方法、显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003255856A (ja) 2002-02-26 2003-09-10 Internatl Business Mach Corp <Ibm> ディスプレイ装置、駆動回路、アモルファスシリコン薄膜トランジスタ、およびｏｌｅｄの駆動方法
JP2003271095A (ja) 2002-03-14 2003-09-25 Nec Corp 電流制御素子の駆動回路及び画像表示装置
JP2004029791A (ja) 2002-06-11 2004-01-29 Samsung Sdi Co Ltd 発光表示装置及びその表示パネルと駆動方法
JP2004093682A (ja) 2002-08-29 2004-03-25 Toshiba Matsushita Display Technology Co Ltd Ｅｌ表示パネル、ｅｌ表示パネルの駆動方法、ｅｌ表示装置の駆動回路およびｅｌ表示装置
US20040070557A1 (en) * 2002-10-11 2004-04-15 Mitsuru Asano Active-matrix display device and method of driving the same
US7122970B2 (en) * 2003-08-27 2006-10-17 Chi Mei Optoelectronics Corp. Method for testing OLED substrate and OLED display

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003202834A (ja) * 2001-10-24 2003-07-18 Semiconductor Energy Lab Co Ltd 半導体装置およびその駆動方法
JP3750616B2 (ja) * 2002-03-05 2006-03-01 日本電気株式会社 画像表示装置及び該画像表示装置に用いられる制御方法
JP4123084B2 (ja) * 2002-07-31 2008-07-23 セイコーエプソン株式会社 電子回路、電気光学装置、及び電子機器
JP4144462B2 (ja) * 2002-08-30 2008-09-03 セイコーエプソン株式会社 電気光学装置及び電子機器
JP2004138773A (ja) * 2002-10-17 2004-05-13 Tohoku Pioneer Corp アクティブ型発光表示装置
JP3901105B2 (ja) * 2003-02-14 2007-04-04 ソニー株式会社 画素回路、表示装置、および画素回路の駆動方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003255856A (ja) 2002-02-26 2003-09-10 Internatl Business Mach Corp <Ibm> ディスプレイ装置、駆動回路、アモルファスシリコン薄膜トランジスタ、およびｏｌｅｄの駆動方法
JP2003271095A (ja) 2002-03-14 2003-09-25 Nec Corp 電流制御素子の駆動回路及び画像表示装置
JP2004029791A (ja) 2002-06-11 2004-01-29 Samsung Sdi Co Ltd 発光表示装置及びその表示パネルと駆動方法
JP2004093682A (ja) 2002-08-29 2004-03-25 Toshiba Matsushita Display Technology Co Ltd Ｅｌ表示パネル、ｅｌ表示パネルの駆動方法、ｅｌ表示装置の駆動回路およびｅｌ表示装置
US20040070557A1 (en) * 2002-10-11 2004-04-15 Mitsuru Asano Active-matrix display device and method of driving the same
JP2004133240A (ja) 2002-10-11 2004-04-30 Sony Corp アクティブマトリクス型表示装置およびその駆動方法
US7122970B2 (en) * 2003-08-27 2006-10-17 Chi Mei Optoelectronics Corp. Method for testing OLED substrate and OLED display

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7659872B2 (en) * 2005-10-07 2010-02-09 Sony Corporation Pixel circuit and display apparatus
USRE44563E1 (en) * 2005-10-07 2013-10-29 Sony Corporation Pixel circuit and display apparatus
US20070152920A1 (en) * 2005-10-07 2007-07-05 Sony Corporation Pixel circuit and display apparatus
USRE45400E1 (en) * 2005-10-07 2015-03-03 Sony Corporation Pixel circuit and display apparatus
US11170721B2 (en) 2005-11-14 2021-11-09 Sony Corporation Pixel circuit and display apparatus
US20090251493A1 (en) * 2005-11-14 2009-10-08 Sony Corporation Pixel Circuit and Display Apparatus
US10410585B2 (en) 2005-11-14 2019-09-10 Sony Corporation Pixel circuit and display apparatus
US8654111B2 (en) * 2005-11-14 2014-02-18 Sony Corporation Pixel circuit and display apparatus
US20100171685A1 (en) * 2005-11-30 2010-07-08 Semiconductor Energy Laboratory Co., Ltd. Display device
US8542164B2 (en) 2005-11-30 2013-09-24 Semiconductor Energy Laboratory Co., Ltd. Display device
US20080122756A1 (en) * 2006-06-30 2008-05-29 Canon Kabushiki Kaisha Display apparatus and drive method thereof
US20080018629A1 (en) * 2006-07-19 2008-01-24 Sony Corporation Display apparatus, driving method therof and electronic device
US7834823B2 (en) * 2006-07-19 2010-11-16 Sony Corporation Display apparatus, driving method thereof and electronic device
US8537080B2 (en) 2007-02-21 2013-09-17 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US8089429B2 (en) * 2007-02-21 2012-01-03 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US8890782B2 (en) 2007-02-21 2014-11-18 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US20080198111A1 (en) * 2007-02-21 2008-08-21 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US8338835B2 (en) 2007-06-29 2012-12-25 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
US7808008B2 (en) 2007-06-29 2010-10-05 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
US20090001378A1 (en) * 2007-06-29 2009-01-01 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
US8816359B2 (en) 2007-06-29 2014-08-26 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
US8334822B2 (en) * 2008-06-23 2012-12-18 Sony Corporation Display apparatus, driving method for display apparatus and electronic apparatus
US20090315813A1 (en) * 2008-06-23 2009-12-24 Sony Corporation Display apparatus, driving method for display apparatus and electronic apparatus
US20100053233A1 (en) * 2008-09-04 2010-03-04 Seiko Epson Corporation Method of driving pixel circuit, light emitting device, and electronic apparatus
US9117399B2 (en) 2008-09-04 2015-08-25 Seiko Epson Corporation Method of driving pixel circuit, light emitting device, and electronic apparatus
US8599222B2 (en) 2008-09-04 2013-12-03 Seiko Epson Corporation Method of driving pixel circuit, light emitting device, and electronic apparatus
US9548020B2 (en) 2011-10-12 2017-01-17 Lg Display Co., Ltd. Organic light-emitting display device to compensate pixel threshold voltage
US9858866B2 (en) 2011-10-12 2018-01-02 Lg Display Co., Ltd. Organic light-emitting display device
US9070646B2 (en) 2011-12-01 2015-06-30 Lg Display Co., Ltd. Organic light emitting display device
DE102012111634B4 (de) * 2011-12-01 2018-02-08 Lg Display Co., Ltd. Organische Lichtemittierende Anzeigevorrichtung
DE102012024539B4 (de) * 2011-12-29 2015-10-08 Lg Display Co., Ltd. Licht emittierende Anzeigevorrichtung und Verfahren zum Betreiben derselben
US9030387B2 (en) 2011-12-29 2015-05-12 Lg Display Co., Ltd. Light emitting display device and driving method thereof
US20220199013A1 (en) * 2020-12-22 2022-06-23 Wuhan Tianma Micro-Electronics Co., Ltd. Display device
US11594178B2 (en) * 2020-12-22 2023-02-28 Wuhan Tianma Micro-Electronics Co., Ltd. Display device

Also Published As

Publication number Publication date
CN100433108C (zh) 2008-11-12
JP2006084899A (ja) 2006-03-30
CN1755779A (zh) 2006-04-05
US20060061560A1 (en) 2006-03-23
JP5017773B2 (ja) 2012-09-05

Similar Documents

Publication Publication Date Title
US7535442B2 (en) Pixel circuit, display and driving method thereof
US11170721B2 (en) Pixel circuit and display apparatus
US8907875B1 (en) Pixel circuit, display and driving method thereof
KR101264386B1 (ko) 화소회로 및 표시장치
KR101336110B1 (ko) 표시장치 및 그 구동방법
JP4501429B2 (ja) 画素回路及び表示装置
JP2006133542A (ja) 画素回路及び表示装置
JP4929891B2 (ja) 表示装置
JP2006317600A (ja) 画素回路
JP2007140318A (ja) 画素回路
JP2007316356A (ja) 画像表示装置
US8325174B2 (en) Display apparatus and display driving method
JP2006018167A (ja) 画素回路及び表示装置とこれらの駆動方法
JP2007316453A (ja) 画像表示装置
JP2012058748A (ja) 画素回路および表示装置
JP5282355B2 (ja) 画像表示装置
JP2008026468A (ja) 画像表示装置
JP2007133283A (ja) 画素回路及び表示装置
JP4967336B2 (ja) 画素回路及び表示装置
JP2006038965A (ja) 画素回路及び表示装置とこれらの駆動方法
JP4947210B2 (ja) 画素回路及び表示装置とこれらの駆動方法
JP2012088724A (ja) 画素回路および表示装置
JP5516655B2 (ja) 画像表示装置
JP2012088725A (ja) 表示装置及び表示装置の駆動方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMASHITA, JUNICHI;UCHINO, KATSUHIDE;YAMAMOTO, TETSURO;AND OTHERS;REEL/FRAME:017188/0515;SIGNING DATES FROM 20051019 TO 20051021

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12