US7478315B1 - Parallel spectral equalization channels with low density parity check codes - Google Patents

Parallel spectral equalization channels with low density parity check codes Download PDF

Info

Publication number
US7478315B1
US7478315B1 US10/674,215 US67421503A US7478315B1 US 7478315 B1 US7478315 B1 US 7478315B1 US 67421503 A US67421503 A US 67421503A US 7478315 B1 US7478315 B1 US 7478315B1
Authority
US
United States
Prior art keywords
viterbi
low density
density parity
tape
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10/674,215
Inventor
Mark Hennecken
David J. Pereira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oracle America Inc
Original Assignee
Storage Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Storage Technology Corp filed Critical Storage Technology Corp
Priority to US10/674,215 priority Critical patent/US7478315B1/en
Assigned to STORAGE TECHNOLOGY CORPORATION reassignment STORAGE TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HENNECKEN, MARK, PEREIRA, DAVID J.
Application granted granted Critical
Publication of US7478315B1 publication Critical patent/US7478315B1/en
Assigned to SUN MICROSYSTEMS, INC. reassignment SUN MICROSYSTEMS, INC. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: STORAGE TECHNOLOGY CORPORATION
Assigned to Oracle America, Inc. reassignment Oracle America, Inc. MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: Oracle America, Inc., ORACLE USA, INC., SUN MICROSYSTEMS, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10212—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter compensation for data shift, e.g. pulse-crowding effects
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10268—Improvement or modification of read or write signals bit detection or demodulation methods
    • G11B20/10287—Improvement or modification of read or write signals bit detection or demodulation methods using probabilistic methods, e.g. maximum likelihood detectors
    • G11B20/10296—Improvement or modification of read or write signals bit detection or demodulation methods using probabilistic methods, e.g. maximum likelihood detectors using the Viterbi algorithm
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/90—Tape-like record carriers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4138—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions
    • H03M13/4146—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions soft-output Viterbi decoding according to Battail and Hagenauer in which the soft-output is determined using path metric differences along the maximum-likelihood path, i.e. "SOVA" decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6331—Error control coding in combination with equalisation

Definitions

  • the present invention relates to signal processing for enhancing the retrieval of data from magnetic tape.
  • Data is stored on a magnetic tape as variations in the magnetic field produced by particles in the tape. This data is typically read by sensing these fields with a tape head. As the tape travels past the tape head, variations in the magnetic field induce a time-varying voltage in the head. The analog signals generated represent the data stored on the tape.
  • the typical tape reader also incorporates pre-amplifiers, analog processors, analog-to-digital converters, and the like to process tape head output signals.
  • Low density parity check decoding is an evolving technology for retrieving data from magnetic storage media through partial response channels.
  • Low density parity check decoding uses an iterative approach based on multiple passes of a signal containing data through a decoder. The information learned in each decoder pass is used in subsequent decoder passes. Iterations continue until the data is fully decoded from the signal or the design maximum number of decoder passes is reached.
  • Low density parity check decoding can theoretically achieve an effective increase in signal strength of 5 dB, thus compensating for reduced signal amplitudes associated with higher signal data density recording.
  • the present invention uses parallel spectral equalization channels together with a decoder based on low density parity checking to compensate for performance degradation due to increases in signal data density.
  • the decoder incorporates viterbi analysis as a precursor to the use of at least one low density parity decoder. This provides a computationally efficient system and method of incorporating low density parity check decoding with parallel equalization channels to compensate for increased performance degradation due to increases in signal data density with variations in head-to-tape separation.
  • a system for use in a tape drive is provided.
  • a tape head is provided to access magnetic tape.
  • the tape head generates read signals based in part on a spatial relationship between the tape head and the tape.
  • Each of a plurality of pulse shaping filters receives the read signals and produces pulse-shaped signals.
  • Each pulse shaping filter has at least one filter parameter based on a possible tape head-to-tape spatial relationship unique to that filter.
  • a signal decoder receives the pulse-shaped signals and produces decoded output signals.
  • the signal decoder includes a plurality of viterbi processors, each accepting pulse-shaped signals from one of the plurality of pulse shaping filters.
  • the signal decoder also includes at least one low density parity check decoder producing the decoded output signals based on output from one of the viterbi processors.
  • each viterbi processor includes a soft output viterbi processor.
  • the signal decoder includes one low density parity check decoder. Decoder logic selects one of the viterbi processor outputs as the low density parity check decoder input.
  • the signal decoder includes a plurality of low density parity check decoders. Decoder logic selects output from one of the plurality of low density parity check decoders as the decoded output signals.
  • each viterbi processor generates a series of probabilities.
  • Control logic may select output from one of the viterbi processors based on one or more of a distribution of the probabilities, a standard deviation of the probabilities, at least one number of indeterminate values, at least one viterbi metric, and the like.
  • a method of retrieving data from tape is also provided.
  • the tape is read with a tape head to generate a read signal.
  • the tape head has a spatial relationship with the tape as the tape passes the tape head described by at least one variable spatial parameter.
  • the read signal is filtered with a set of parallel filters. Each filter receives the read signal and produces a filtered signal. Each filter is based on at least one unique value for the spatial parameters.
  • Each filtered signal is processed with a viterbi algorithm.
  • a decoded output signal is based on selecting and parity checking one of the viterbi processed filtered signals.
  • FIG. 1 is a block diagram of a system using multiple low density parity check decoders according to an embodiment of the present invention
  • FIG. 2 is a block diagram of a system using a single low density parity check decoder according to an embodiment of the present invention
  • FIG. 3 is a flow diagram of a method using multiple low density parity check decoders according to an embodiment of the present invention
  • FIG. 4 is a flow diagram of a method using a single low density parity check decoder according to an embodiment of the present invention.
  • FIG. 5 is a graphic representation of the output stream of a viterbi processor.
  • FIG. 1 depicts an embodiment of the system using multiple low density parity check decoders.
  • tape 10 is located relative to head 12 by a tape spacing distance 14 within a range of possible tape spacing distances.
  • Head 12 is operative to generate read signals 16 based on the tape spacing distance 14 .
  • a pre-processor 18 uses amplifiers, analog processors, analog-to-digital converters, and other well known circuitry to pre-process the read signals 16 .
  • a plurality of pulse shaping filters 22 receive the pre-processed read signals 20 and produce a plurality of pulse-shaped signals 24 .
  • Each pulse shaping filter 22 has at least one filter parameter based on a particular tape-to-head spacing parameter. Preferably, each filter 22 compensates for a different tape-to-head spacing relationship.
  • the tape-to-head spacing is typically a function of the distance between the tape 10 and head 12 in a direction normal to the surface of the tape 10 .
  • the tape-to-head spacing can reflect other spatial differences such as, for example, displacement of tape 10 across the width of head 12 , rotation of tape 10 relative to head 12 , and the like.
  • a signal decoder 26 receives the plurality of pulse-shaped signals 24 and produces decoded output signals 38 .
  • Signal decoder 26 includes a plurality of soft output viterbi processors 28 , a plurality of low density parity check decoders 32 , and decoder logic 36 .
  • Each soft output viterbi processor 28 accepts pulse-shaped signals 24 from one pulse shaping filter 22 and produces a series of probabilities as viterbi output signals 30 . Each probability represents the chance that data is a one or a zero.
  • viterbi processors A general discussion of viterbi processors is presented below.
  • Each low density parity check decoder 32 receives viterbi output signals 30 from one soft output viterbi processor 28 and decodes the signals.
  • the decoder logic 36 receives the low density parity check decoder output signals 34 and selects one of the low density parity check decoder output signals 34 as the signal decoder output signals 38 .
  • the decoder logic 36 can be implemented to use a variety of selection criteria such as selecting the signals with the tightest distribution of probabilities based on minimum and maximum values, selecting the signals with the minimum standard deviation, selecting the signals with the least number of indeterminate values, using viterbi metrics, and the like.
  • FIG. 2 depicts an embodiment of the system using a single low density parity check decoder 32 .
  • the signal decoder 26 comprises a plurality of soft output viterbi processors 28 , decoder logic 36 , and a single low density parity check decoder 32 .
  • each soft output viterbi processor 28 accepts pulse-shaped signals 24 from one pulse shaping filter 22 and produces a series of probabilities as viterbi output signals 30 .
  • the decoder logic 36 receives the viterbi output signals 30 and selects one of the viterbi output signals 30 as the input signals 40 for the single low density parity check decoder 32 .
  • the decoder logic 36 can be implemented to use selection criteria such as selecting the signals with the tightest distribution of probabilities based on minimum and maximum values; selecting the signals with the minimum standard deviation; selecting the signals with the least number of indeterminate values; using viterbi metrics; and the like.
  • the signal decoder output signals 38 are the output signals from the single low density parity check decoder 32 .
  • FIG. 3 is a flow diagram of an embodiment of the present invention using multiple low density parity check decoders.
  • a tape head 12 reads a tape 10 generating read signals 16 , as in block 101 .
  • Tape 10 is separated from head 12 by a tape spacing distance 14 .
  • a pre-processor 18 pre-processes the read signals 16 using pre-amplifiers, analog processors, and analog-to-digital converters, as in block 102 , to produce a digital output stream.
  • a plurality of pulse shaping filters 22 filter the pre-processed read signals 20 producing a plurality of pulse-shaped signals 24 , as in block 103 .
  • Each pulse shaping filter has at least one filter parameter based on a particular tape spacing relationship.
  • a plurality of soft output viterbi processors 28 in signal decoder 26 process the pulse-shaped signals 24 , as in block 104 .
  • Each soft output viterbi processor 28 produces a series of probabilities as viterbi output signals 30 .
  • a plurality of low density parity check decoders 32 decodes the viterbi output signals 30 , as in block 105 .
  • the decoder logic 36 selects one of the low density parity check decoder output signals 34 as the signal decoder output signals 38 , as in block 106 .
  • FIG. 4 is a block flow diagram of an embodiment of the present invention using a single low density parity check decoder.
  • a tape head 12 reads a tape 10 generating read signals 16 , as in block 201 .
  • Tape 10 is separated from head 12 by a tape spacing distance 14 .
  • a pre-processor 18 pre-processes the read signals 16 , as in block 202 .
  • a plurality of pulse shaping filters 22 filter the pre-processed read signals 20 producing a plurality of pulse-shaped signals 24 , as in block 203 .
  • Each pulse shaping filter has at least one filter parameter based on a particular tape spacing relationship.
  • a plurality of soft output viterbi processors 28 in the signal decoder 26 process the pulse-shaped signals 24 , as in block 204 .
  • Each soft output viterbi processor 28 produces a series of probabilities as viterbi output signals 30 .
  • the decoder logic 36 selects one of the viterbi processed signals 30 as the input signals 40 for the single low density parity check decoder 32 , as in block 205 .
  • the low density parity check decoder decodes the selected signals, as in block 206 .
  • the signal decoder output signals 38 are the output signals from the single low density parity check decoder 32 .
  • FIG. 5 is a graphic representation of an output stream of a soft output viterbi processor.
  • a soft output viterbi processor samples the incoming signals and assigns each sample a probability value as to whether it is likely to be a “zero” or a “one.”
  • Processor output shown generally by 300 , comprises a stream of probabilities, one of which is indicated by 302 . Probabilities falling within range 304 are classified as a “one.” Probabilities falling within range 306 are classified as a “zero.” Probabilities falling outside of ranges 304 , 306 are classified as indeterminate, as indicated by range 308 .
  • Final conversion of the output stream into a bit stream requires the use of a downstream decoder.
  • the downstream decoder in the present invention is preferably a low density parity check decoder.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Error Detection And Correction (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

The present invention combines low density parity checking with parallel equalization channels to enhance data retrieval from tape. Viterbi analysis is done as a precursor to the use of at least one low density parity decoder. A signal decoder may include a plurality of viterbi processors and at least one low density parity check decoder. The decoder may receive a plurality of pulse-shaped signals and produces decoded output signals.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to signal processing for enhancing the retrieval of data from magnetic tape.
2. Background Art
Data is stored on a magnetic tape as variations in the magnetic field produced by particles in the tape. This data is typically read by sensing these fields with a tape head. As the tape travels past the tape head, variations in the magnetic field induce a time-varying voltage in the head. The analog signals generated represent the data stored on the tape. The typical tape reader also incorporates pre-amplifiers, analog processors, analog-to-digital converters, and the like to process tape head output signals.
Increases in tape data storage capacity necessitate an increase in signal data density. However, increases in signal data density may decrease performance due to reduced signal-to-noise ratios. In addition, partial response channel systems depend heavily on inter-symbol interference to function properly. Such systems achieve this interference by passing the received signal through a pulse shaping filter matching the signal spectral response to channel requirements. However, variations in the head-to-tape positioning alter the signal spectral components. The resulting mis-equalization causes increasing signal degradation.
Low density parity check decoding is an evolving technology for retrieving data from magnetic storage media through partial response channels. Low density parity check decoding uses an iterative approach based on multiple passes of a signal containing data through a decoder. The information learned in each decoder pass is used in subsequent decoder passes. Iterations continue until the data is fully decoded from the signal or the design maximum number of decoder passes is reached. Low density parity check decoding can theoretically achieve an effective increase in signal strength of 5 dB, thus compensating for reduced signal amplitudes associated with higher signal data density recording.
SUMMARY OF THE INVENTION
It is an object of this invention to achieve reduced degradation due to lower signal-to-noise ratios and less sensitivity to variations in the head-to-tape separation due to increases in signal data density.
The present invention uses parallel spectral equalization channels together with a decoder based on low density parity checking to compensate for performance degradation due to increases in signal data density. The decoder incorporates viterbi analysis as a precursor to the use of at least one low density parity decoder. This provides a computationally efficient system and method of incorporating low density parity check decoding with parallel equalization channels to compensate for increased performance degradation due to increases in signal data density with variations in head-to-tape separation.
In accordance with the present invention, a system for use in a tape drive is provided. A tape head is provided to access magnetic tape. The tape head generates read signals based in part on a spatial relationship between the tape head and the tape. Each of a plurality of pulse shaping filters receives the read signals and produces pulse-shaped signals. Each pulse shaping filter has at least one filter parameter based on a possible tape head-to-tape spatial relationship unique to that filter. A signal decoder receives the pulse-shaped signals and produces decoded output signals. The signal decoder includes a plurality of viterbi processors, each accepting pulse-shaped signals from one of the plurality of pulse shaping filters. The signal decoder also includes at least one low density parity check decoder producing the decoded output signals based on output from one of the viterbi processors.
In an embodiment of the present invention, each viterbi processor includes a soft output viterbi processor.
In another embodiment of the present invention, the signal decoder includes one low density parity check decoder. Decoder logic selects one of the viterbi processor outputs as the low density parity check decoder input.
In still another embodiment of the present invention, the signal decoder includes a plurality of low density parity check decoders. Decoder logic selects output from one of the plurality of low density parity check decoders as the decoded output signals.
In yet another embodiment of the present invention, each viterbi processor generates a series of probabilities. Control logic may select output from one of the viterbi processors based on one or more of a distribution of the probabilities, a standard deviation of the probabilities, at least one number of indeterminate values, at least one viterbi metric, and the like.
A method of retrieving data from tape is also provided. The tape is read with a tape head to generate a read signal. The tape head has a spatial relationship with the tape as the tape passes the tape head described by at least one variable spatial parameter. The read signal is filtered with a set of parallel filters. Each filter receives the read signal and produces a filtered signal. Each filter is based on at least one unique value for the spatial parameters. Each filtered signal is processed with a viterbi algorithm. A decoded output signal is based on selecting and parity checking one of the viterbi processed filtered signals.
The above features, and other features and advantages of the present invention, are readily apparent from the following detailed descriptions thereof when taken in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of a system using multiple low density parity check decoders according to an embodiment of the present invention;
FIG. 2 is a block diagram of a system using a single low density parity check decoder according to an embodiment of the present invention;
FIG. 3 is a flow diagram of a method using multiple low density parity check decoders according to an embodiment of the present invention;
FIG. 4 is a flow diagram of a method using a single low density parity check decoder according to an embodiment of the present invention; and
FIG. 5 is a graphic representation of the output stream of a viterbi processor.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S)
FIG. 1 depicts an embodiment of the system using multiple low density parity check decoders. In this embodiment, tape 10 is located relative to head 12 by a tape spacing distance 14 within a range of possible tape spacing distances. Head 12 is operative to generate read signals 16 based on the tape spacing distance 14. A pre-processor 18 uses amplifiers, analog processors, analog-to-digital converters, and other well known circuitry to pre-process the read signals 16. A plurality of pulse shaping filters 22 receive the pre-processed read signals 20 and produce a plurality of pulse-shaped signals 24. Each pulse shaping filter 22 has at least one filter parameter based on a particular tape-to-head spacing parameter. Preferably, each filter 22 compensates for a different tape-to-head spacing relationship. The tape-to-head spacing is typically a function of the distance between the tape 10 and head 12 in a direction normal to the surface of the tape 10. However, the tape-to-head spacing can reflect other spatial differences such as, for example, displacement of tape 10 across the width of head 12, rotation of tape 10 relative to head 12, and the like.
A signal decoder 26 receives the plurality of pulse-shaped signals 24 and produces decoded output signals 38. Signal decoder 26 includes a plurality of soft output viterbi processors 28, a plurality of low density parity check decoders 32, and decoder logic 36. Each soft output viterbi processor 28 accepts pulse-shaped signals 24 from one pulse shaping filter 22 and produces a series of probabilities as viterbi output signals 30. Each probability represents the chance that data is a one or a zero. A general discussion of viterbi processors is presented below. Each low density parity check decoder 32 receives viterbi output signals 30 from one soft output viterbi processor 28 and decodes the signals. The decoder logic 36 receives the low density parity check decoder output signals 34 and selects one of the low density parity check decoder output signals 34 as the signal decoder output signals 38. The decoder logic 36 can be implemented to use a variety of selection criteria such as selecting the signals with the tightest distribution of probabilities based on minimum and maximum values, selecting the signals with the minimum standard deviation, selecting the signals with the least number of indeterminate values, using viterbi metrics, and the like.
FIG. 2 depicts an embodiment of the system using a single low density parity check decoder 32. In this embodiment, the signal decoder 26 comprises a plurality of soft output viterbi processors 28, decoder logic 36, and a single low density parity check decoder 32. As above, each soft output viterbi processor 28 accepts pulse-shaped signals 24 from one pulse shaping filter 22 and produces a series of probabilities as viterbi output signals 30. The decoder logic 36 receives the viterbi output signals 30 and selects one of the viterbi output signals 30 as the input signals 40 for the single low density parity check decoder 32. The decoder logic 36 can be implemented to use selection criteria such as selecting the signals with the tightest distribution of probabilities based on minimum and maximum values; selecting the signals with the minimum standard deviation; selecting the signals with the least number of indeterminate values; using viterbi metrics; and the like. The signal decoder output signals 38 are the output signals from the single low density parity check decoder 32.
FIG. 3 is a flow diagram of an embodiment of the present invention using multiple low density parity check decoders. A tape head 12 reads a tape 10 generating read signals 16, as in block 101. Tape 10 is separated from head 12 by a tape spacing distance 14. A pre-processor 18 pre-processes the read signals 16 using pre-amplifiers, analog processors, and analog-to-digital converters, as in block 102, to produce a digital output stream. A plurality of pulse shaping filters 22 filter the pre-processed read signals 20 producing a plurality of pulse-shaped signals 24, as in block 103. Each pulse shaping filter has at least one filter parameter based on a particular tape spacing relationship. A plurality of soft output viterbi processors 28 in signal decoder 26 process the pulse-shaped signals 24, as in block 104. Each soft output viterbi processor 28 produces a series of probabilities as viterbi output signals 30. A plurality of low density parity check decoders 32 decodes the viterbi output signals 30, as in block 105. The decoder logic 36 selects one of the low density parity check decoder output signals 34 as the signal decoder output signals 38, as in block 106.
FIG. 4 is a block flow diagram of an embodiment of the present invention using a single low density parity check decoder. A tape head 12 reads a tape 10 generating read signals 16, as in block 201. Tape 10 is separated from head 12 by a tape spacing distance 14. A pre-processor 18 pre-processes the read signals 16, as in block 202. A plurality of pulse shaping filters 22 filter the pre-processed read signals 20 producing a plurality of pulse-shaped signals 24, as in block 203. Each pulse shaping filter has at least one filter parameter based on a particular tape spacing relationship. A plurality of soft output viterbi processors 28 in the signal decoder 26 process the pulse-shaped signals 24, as in block 204. Each soft output viterbi processor 28 produces a series of probabilities as viterbi output signals 30. The decoder logic 36 selects one of the viterbi processed signals 30 as the input signals 40 for the single low density parity check decoder 32, as in block 205. The low density parity check decoder decodes the selected signals, as in block 206. The signal decoder output signals 38 are the output signals from the single low density parity check decoder 32.
FIG. 5 is a graphic representation of an output stream of a soft output viterbi processor. A soft output viterbi processor samples the incoming signals and assigns each sample a probability value as to whether it is likely to be a “zero” or a “one.” Processor output, shown generally by 300, comprises a stream of probabilities, one of which is indicated by 302. Probabilities falling within range 304 are classified as a “one.” Probabilities falling within range 306 are classified as a “zero.” Probabilities falling outside of ranges 304, 306 are classified as indeterminate, as indicated by range 308. Final conversion of the output stream into a bit stream requires the use of a downstream decoder. As discussed above, the downstream decoder in the present invention is preferably a low density parity check decoder.
While embodiments of the invention have been illustrated and described, it is not intended that these embodiments illustrate and describe all possible forms of the invention. Rather, the words used in the specification are words of description rather than limitation, and it is understood that various changes may be made without departing from the spirit and scope of the invention. More specifically, those skilled in the art will recognize that the filters, processors, and logic described above could be implemented using hardware, software, or a combination of hardware and software.

Claims (18)

1. A system for use in a tape drive, the system comprising:
a tape head accessing a tape, the tape head generating read signals based on a spatial relationship between the tape head and the tape;
a plurality of pulse shaping filters, each pulse shaping filter receiving the read signals and producing pulse-shaped signals, each pulse shaping filter having at least one filter parameter based on a possible tape head-to-tape spatial relationship, the at least one filter parameter unique to that filter; and
a signal decoder receiving the plurality of pulse-shaped signals and producing decoded output signals, the signal decoder comprising
(a) a plurality of viterbi processors, each viterbi processor accepting pulse-shaped signals from one of the plurality of pulse shaping filters, and
(b) at least one low density parity check decoder producing the decoded output signals based on the output from one of the plurality of viterbi processors.
2. The system of claim 1 wherein each viterbi processor comprises a soft output viterbi processor.
3. The system of claim 1 wherein the at least one low density parity check decoder is one low density parity check decoder having a low density parity check decoder input, the signal decoder further comprising decoder logic operative to select one of the plurality of viterbi processor outputs as the low density parity check decoder input.
4. The system of claim 1 wherein the at least one low density parity check decoder is a plurality of low density parity check decoders, each low density parity check decoder having a low density parity check decoder input in communication with one of the plurality of viterbi processor outputs, the signal decoder further comprising decoder logic operative to select output from one of the plurality of low density parity check decoders as the decoded output signals.
5. The system of claim 1 wherein each viterbi processor generates a series of probabilities.
6. The system of claim 5 further comprising control logic selecting output from one of the plurality of viterbi processors.
7. The system of claim 6 wherein the control logic bases output selection on a distribution of the probabilities.
8. The system of claim 6 wherein the control logic bases output selection on a standard deviation of the probabilities.
9. The system of claim 6 wherein each series of probabilities contains at least one intermediate value and wherein the control logic bases output selection on at least one number of indeterminate values.
10. The system of claim 6 wherein the control logic bases output selection on at least one viterbi metric.
11. A method of retrieving data from tape comprising;
reading the tape with a tape head to generate a read signal, the tape head having a spatial relationship with the tape as the tape passes the tape head, the spatial relationship described by at least one variable spatial parameter;
filtering the read signal with a set of parallel filters, each filter receiving the read signal and producing a filtered signal, each filter based on at least one unique value for the at least one variable spatial parameter;
processing each filtered signal with a viterbi algorithm; and
generating a decoded output signal based on selecting and parity checking one of the viterbi processed filtered signals.
12. The method of claim 11 wherein generating a decoded output signal comprises:
selecting one of the viterbi processed filtered signals; and
parity checking the selected viterbi processed filtered signals.
13. The method of claim 11 wherein generating a decoded output signal comprises:
low density parity checking each of the viterbi processed filtered signals; and
selecting one of the low density parity checked viterbi processed filtered signals.
14. The method of claim 11 wherein processing each filtered signal with a viterbi algorithm generates a series of probabilities.
15. The method of claim 14 wherein generating a decoded output is based on a distribution of the series of probabilities.
16. The method of claim 14 wherein generating a decoded output is based on standard deviation of the series of probabilities.
17. The method of claim 14 wherein generating a decoded output is based on at least one number of indeterminate values in the series of probabilities.
18. The method of claim 14 wherein generating a decoded output is based on viterbi metrics.
US10/674,215 2003-09-29 2003-09-29 Parallel spectral equalization channels with low density parity check codes Active 2026-10-28 US7478315B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/674,215 US7478315B1 (en) 2003-09-29 2003-09-29 Parallel spectral equalization channels with low density parity check codes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/674,215 US7478315B1 (en) 2003-09-29 2003-09-29 Parallel spectral equalization channels with low density parity check codes

Publications (1)

Publication Number Publication Date
US7478315B1 true US7478315B1 (en) 2009-01-13

Family

ID=40223984

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/674,215 Active 2026-10-28 US7478315B1 (en) 2003-09-29 2003-09-29 Parallel spectral equalization channels with low density parity check codes

Country Status (1)

Country Link
US (1) US7478315B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110113304A1 (en) * 2009-10-29 2011-05-12 Stmicroelectronics Sa Method for decoding a succession of blocks encoded with an error correction code and correlated by a transmission channel
US20120042229A1 (en) * 2010-08-10 2012-02-16 Nxp B.V. Multi-standard viterbi processor

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5237527A (en) 1990-11-29 1993-08-17 Mitsubishi Denki Kabushiki Kaisha Pulse shaping filter
US5657353A (en) 1992-12-31 1997-08-12 Stellar One Corporation Pulse shaping filter for received digital transmissions using phase lock loop for adjusting shift register
US20030026028A1 (en) * 2001-06-11 2003-02-06 Fujitsu Limited Information recording and reproducing apparatus and method and signal decoding circuit
US6522705B1 (en) 1999-03-01 2003-02-18 Stmicroelectronics N.V. Processor for digital data
US6826140B2 (en) * 2002-08-26 2004-11-30 Bae Systems Information And Electronic Systems Integration Inc Multichannel digital recording system with multi-user detection

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5237527A (en) 1990-11-29 1993-08-17 Mitsubishi Denki Kabushiki Kaisha Pulse shaping filter
US5657353A (en) 1992-12-31 1997-08-12 Stellar One Corporation Pulse shaping filter for received digital transmissions using phase lock loop for adjusting shift register
US6522705B1 (en) 1999-03-01 2003-02-18 Stmicroelectronics N.V. Processor for digital data
US20030026028A1 (en) * 2001-06-11 2003-02-06 Fujitsu Limited Information recording and reproducing apparatus and method and signal decoding circuit
US6826140B2 (en) * 2002-08-26 2004-11-30 Bae Systems Information And Electronic Systems Integration Inc Multichannel digital recording system with multi-user detection

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
A brief historic of turbo codes, www.sc.enst-bretagne.fr/historic.html , p. 1.
LDPC Codes for Data Storage Channels, Electrical & Computer Engineer, Oct. 2, 2002, pp. 1-14.
Schiff, Maurice, SystemView(R) by Elanix, Baseband Pulse Shaping for Improved Spectral Efficiency, AN 129, Mar. 2, 2000, pp. 1-6.
Turbo Code and Related Patents, www.ee.virginia.edu/CSL/turbo-codes/patents.html, pp. 1-2.
Turbo Code Bibliography, Turbo Code and Related Work Reference List, www.ee.virginia.edu/CSL/turbo-codes/tcodes-bib/tcodes-bib.html, pp. 1-9.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110113304A1 (en) * 2009-10-29 2011-05-12 Stmicroelectronics Sa Method for decoding a succession of blocks encoded with an error correction code and correlated by a transmission channel
US8499228B2 (en) * 2009-10-29 2013-07-30 Stmicroelectronics Sa Method for decoding a succession of blocks encoded with an error correction code and correlated by a transmission channel
US20120042229A1 (en) * 2010-08-10 2012-02-16 Nxp B.V. Multi-standard viterbi processor
US8904266B2 (en) * 2010-08-10 2014-12-02 Nxp, B.V. Multi-standard viterbi processor

Similar Documents

Publication Publication Date Title
US7403460B2 (en) Information recording and reproducing apparatus, evaluation method, and information recording and reproducing medium
JP4014689B2 (en) Method and apparatus for reducing noise correlation in a local response channel
US6501610B1 (en) Detecting circuit for read signal from magnetic recording system using partial response
EP1495468B1 (en) Method and apparatus for a data-dependent noise predictive viterbi detector
US6643814B1 (en) Maximum transition run encoding and decoding systems
US6310739B1 (en) Method and system for detection recording media defacts
US5881071A (en) Digital write-and-read method and signal processing apparatus
CN103034555A (en) System and method for efficient parameter modification
US5581568A (en) Data detection apparatus
Wood Turbo-PRML: a compromise EPRML detector
US6212661B1 (en) Static viterbi detector for channels utilizing a code having time varying constraints
US7136440B2 (en) Timing recovery for data sampling of a detector
US7478315B1 (en) Parallel spectral equalization channels with low density parity check codes
US20030152175A1 (en) Post-processor using a noise whitened matched filter for a mass data storage device, or the like
US20100095190A1 (en) Storage device and data reading method thereof
US6201840B1 (en) Method and apparatus for detecting data in magnetic recording using decision feedback
US5857002A (en) PRML channel with EPR4 equalization and clocking
CN1205578A (en) Data decoding apparatus and method
JP2000040968A (en) Method and device for encoding, method and device for decoding, and providing medium
US6407970B2 (en) Enhanced adaptive and selective ISI cancellation for a read channel in storage technologies
Sugawara et al. Viterbi detector including PRML and EPRML
US7006317B1 (en) Dynamically allocated parallel equalization and detection of a PRML read channel in a multi-channel drive
US5790571A (en) Coding data in a disc drive according to a code having desired algebraic characteristics
US7203884B2 (en) Shaped spectral coding and recording systems therefor
KR100463560B1 (en) Asymmetric channel data detection compensation

Legal Events

Date Code Title Description
AS Assignment

Owner name: STORAGE TECHNOLOGY CORPORATION, COLORADO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HENNECKEN, MARK;PEREIRA, DAVID J.;REEL/FRAME:014564/0868

Effective date: 20030929

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: ORACLE AMERICA, INC., CALIFORNIA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:ORACLE USA, INC.;SUN MICROSYSTEMS, INC.;ORACLE AMERICA, INC.;REEL/FRAME:037694/0935

Effective date: 20100212

Owner name: SUN MICROSYSTEMS, INC., CALIFORNIA

Free format text: MERGER;ASSIGNOR:STORAGE TECHNOLOGY CORPORATION;REEL/FRAME:037694/0884

Effective date: 20061222

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12