US7426602B2 - Switch for bus optimization - Google Patents

Switch for bus optimization Download PDF

Info

Publication number
US7426602B2
US7426602B2 US11031420 US3142005A US7426602B2 US 7426602 B2 US7426602 B2 US 7426602B2 US 11031420 US11031420 US 11031420 US 3142005 A US3142005 A US 3142005A US 7426602 B2 US7426602 B2 US 7426602B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
units
port
input
control
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11031420
Other versions
US20050154804A1 (en )
Inventor
Heath Stewart
Chris Haywood
Mike De la Garrigue
Nadim Shaikli
Ken Wong
Bao Vuong
Thomas Reiner
Adam Rappoport
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TOPSIDE RESEARCH LLC
Topside Res LLC
Original Assignee
Topside Res LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026PCI express

Abstract

There is disclosed a bus optimization technique. Pursuant to the bus optimization technique, the output buffer and output logic are removed from port units of a switch and are included with a control matrix in the switch. Data units received in a first port unit of a plurality of port units are provided to a control matrix. The control matrix evaluates when to send the data unit to a second port unit. No output decisions are made in the second port unit.

Description

RELATED APPLICATION INFORMATION

This patent application claims the benefit of U.S. Provisional Application No. 60/534,903 filed Jan. 8, 2004, which is incorporated herein by reference.

NOTICE OF COPYRIGHTS AND TRADE DRESS

A portion of the disclosure of this patent document contains material which is subject to copyright protection. This patent document may show and/or describe matter which is or may become trade dress of the owner. The copyright and trade dress owner has no objection to the facsimile reproduction by any one of the patent disclosure as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright and trade dress rights whatsoever.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to intra-computer communications, to inter-device communications, and to buses.

2. Description of the Related Art

Buses provide an electrical, physical and logical interconnection for multiple peripheral devices of microprocessor based systems. Some bus systems are governed by protocols that align components in an hierarchical tree. Examples of such buses include the Peripheral Component Interconnect (PCI) bus, PCI-X (that is, PCI extended) bus, and the PCI-Express bus. The devices in the tree hierarchy typically communicate with the host processor and often times with each other. Devices may be separated on the tree by bridges and each bridge may communicate with the devices attached to it on a unique logical bus. Each bus within the tree may be assigned a unique number.

The tree structure and the bridges are bound by protocol rules that identify and process transactions on the bus. In the PCI protocol, transactions are classified as posted, non-posted and completions. Specific rules, commonly referred to as ordering rules, apply to the way the three transaction classes are passed through the bridge. Adherence to the ordering rules is required to guarantee system behavior.

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block drawing of a computer in which the invention described herein may be practiced.

FIG. 2 is a block drawing of a switch unit.

FIG. 3 is a block diagram of a switch unit having components arranged according to the invention described herein

FIG. 4 is a block drawing illustrating the functionality of a control matrix described herein.

FIG. 5 is a flow chart showing the actions taken in a switch unit according to the invention described herein.

DETAILED DESCRIPTION OF THE INVENTION

Throughout this description, the embodiments and examples shown should be considered as exemplars, rather than limitations on the apparatus and methods of the invention.

A System

FIG. 1 is a block drawing of a computer 100 in which the invention described herein may be practiced. The bus optimization technique described herein may be included in a personal computer or other computing device, such as, for example, computer 100. A computing device as used herein refers to any device with a processor, memory and a storage device that may execute instructions including, but not limited to, personal computers, server computers, server blades, computer workstations, computing tablets, set top boxes, video game systems, personal video recorders, telephones, personal digital assistants (PDAs), portable computers, and laptop computers. These computing devices may run an operating system, including, for example, the Linux, Unix, MS-DOS, Microsoft Windows, Palm OS, and Apple Mac OS X operating systems.

Computer 100 is shown with a system unit 100 having a motherboard 120 included therein. The motherboard 120 typically includes a processor 114 or microprocessor such as an Intel Pentium, or other processor. Other chips included in a “chip set” may also be included on the motherboard 120. The motherboard 120 may have certain controllers and other chips included thereon. The motherboard 120 may also include memory such as random access memory included thereon.

The motherboard 120 may have multiple bus connectors included thereon. The bus connectors may be, for example, one or more of each of Industry Standard Architecture (ISA), Accelerated Graphics Port (AGP), Peripheral Component Interconnect (PCI), PCI Express, and/or other bus connectors. The motherboard 120 may have on or more chips included thereon that provide support for one or more of the buses. One of these chips; may contain a switch 122 conforming to a bus specification in which the techniques described herein may be implemented. The switch 122 may have 2 or more ports connected to devices within computer 100.

One or more cards 112 or boards may be coupled with the motherboard 120 via the bus connectors. Each of the cards 112 may be peripheral devices, provide access to peripheral devices, provide communications support, or otherwise extend the functionality of the computer 100. The bus on motherboard 120 allows for each of the cards 112 and devices included thereon or coupled thereto to communicate with and share information with one another.

A card 112 may be provided that may be a graphics controller card having a graphics processor and dedicated graphics memory included thereon, such as graphics card 116. In another embodiment, the motherboard 120 may have one or more chips that provide support for the display of text and graphics, such as, for example, a graphics processor.

A card 112 may be provided that may be known as a sound card having an audio processing and/or synthesizing chip included thereon and may support 3D audio, surround sound, and other audio techniques. In another embodiment, the motherboard 120 may have one or more chips that provide support for audio.

One or more separate cards may include chips that provide support for network and other communications, such as, for example, Ethernet and Synchronous Optical Network (Sonet), IEEE 1394 (also known as FIREWIRE® and I.LINK®), Universal Serial Bus (USB), Bluetooth, IEEE 802.11, WiFi, ZigBee, and others. The card may be a network communications unit, such as network communications unit 118 which allows for communication with network 140 over communications medium 144. The network communications unit 118 may be a network interface card (NIC). In another embodiment, the motherboard 120 also have chips that provide support for various communications.

Other cards 112 may provide support for cable modems, DSL modems, dial-up modems, and/or other communications. Other cards 112 may provide support for digital video editing/video capture, may be a disk drive controller, may be a voice synthesis card, may be an encryption processing card, and may provide support for or be other computer peripheral devices. In other embodiments, this functionality may be included in chips on motherboard 120.

The computer 100 may have a display screen 132 couple thereto or included therewith. The computer 100 may have one or more user input devices coupled thereto or included therewith, including, a keyboard 134, a mouse 136, a keypad, a joystick, a touchpad, a pointing device, and others. The user input devices may be coupled with the system unit via wired or wireless connections, such as, for example, Bluetooth and USB, among others.

Additional and fewer components and arrangement of hardware may be included in a computing device such as computer 100. In addition, multiple instances of the components shown and discussed may be included in computer 100 or other computing device.

Bus Switches

FIG. 2 is a block diagram of a switch unit 200. The switch 200 may have multiple port units 210 that connect to devices (as shown in FIG. 1) to enable the devices to communicate with one another. The devices include one or more processors, motherboards, buses, peripheral devices, cards as described above, and the like.

The communication between port units 210 pass through control logic 230. The communications are in the form of units of data referred to herein as data units. Data units as used herein refer to any grouping of data according conforming to a protocol, including packets. In one embodiment, the packets conform to the PCI Express protocol. The data units may include one or more headers and one or more bodies or payloads.

Each of the port units 210 include an incoming or ingress path and an outgoing or egress path. The ingress path includes an input buffer 212 to receive and store incoming data units. The data units proceed from input buffer 212 to input queues 214. Three input queues 214 are shown representing posted, non-posted and completion transactions. The data units pass from the input queues 214 to the input logic 216, and then to a single input pipe 218.

The input logic 216 evaluates the sequence or order that data units from input queues 214 are to be provided to input pipe 218 and passed control 230. The sequencing or order is based on rules promulgated by a particular bus specification, such as, for example, PCI Express. Incoming data units leave the port units 210 through the input pipe 218.

Outgoing data units are received from control logic 230 in output buffer 220 and stored. In an implementation according to the PCI Express specification, each of the outgoing data units are placed in one of three output queues 222 according to their transaction type, namely, posted, non-posted, and completion. The outgoing data units exit the port unit 210 according to output logic 224. The output logic evaluates the sequence or order that data units from output queues 222 are to be provided to output pipe 226 and passed to a device coupled to the port unit 210. The sequencing or order is based on rules promulgated by a particular bus specification, such as, for example, PCI Express.

More generally, packets entering the switch 200 device are placed in the input buffer 212 pending selection by the reordering algorithm implemented in input logic 216. Successful attempts to reach the target port unit culminate in the packet being transferred from the input buffer 212 of an ingress port unit 210 to the target output buffer 220 on a destination or egress port unit 210. Upon reaching the output buffer 220, packets are queued until sufficient flow control credits are accumulated and reordering rules are met to qualify the packet for transmission according to the output logic 224.

The switch 200 may be implemented on an application specific integrated circuit (ASIC), a programmable logic device (PLD), a field programmable gate array (FPGA), and other devices.

The switch 200 and the description thereof above is constructed so that PCI Express ordering rules and the internal virtual PCI-to-PCI bridge model for PCI compatibility is maintained. However, the path through the switch 200 from an ingress port unit 210 to an egress port unit 210, is two hops requiring passing through two sets of buffers, an input buffer 212 and an output buffer 220, and two sets of reordering functions, in the input logic 216 and the output logic 224, to maintain ordering rules. This arrangement can be expensive both in terms of silicon area and in transaction latency through the switch 200. That is, the time to pass through the switch negatively impacts performance of the switch 200, and the amount of a chip space required to implement the switch 200 reduces the amount of chip space that could be used for other things and/or prevents the implementation on a simpler, less costly (in monetary terms) chip.

FIG. 3 is a block diagram of a switch unit 300 having components arranged according to the invention described herein. Switch unit 300 is designed to reduce path latency, design complexity and buffer cost while adhering to the PCI Express specification. When compared to switch unit 200, decisions may be gathered and streamlined to collapse the switch structure as shown in FIG. 2. By using the single, interlaced control matrix 320, the need for the output buffer 220 from switch 200 of FIG. 2 is no longer required.

Switch 300 may be considered to be an optimized implementation of switch 200 shown in FIG. 2. In switch 300, ingress and egress reordering functions are allowed to jointly select a packet and place it directly in the outgoing data path. Although the switch 300 adheres to separate and distinct ingress and egress reordering functions specified by the PCI Express protocol, these functions are collapsed to a single, interlaced control matrix 320. The control matrix 320 may include egress flow control gating, port arbitration, deadlock avoidance rules, and virtual channel arbitration of the PCI Express protocol. The architecture of the switch 300 maintains PCI express reordering rules even though it effectively eliminates the virtual PCI-to-PCI bridge model.

The switch 300 may have multiple port units 310 that allow devices (not shown) to communicate with one another. The devices (not shown) may be computer peripheral cards and devices such as hard disk drives, video display adapters (also known as graphics cards), communications cards such as, for example, modems and network interface cards, motherboards, processors, buses, and others. The communication between port units 310 pass through control matrix 320. The communications are in the form of data units. Although three port units 310 are shown, additional port units may be included in switch 300.

Each of the port units 310 include an incoming or ingress path and an outgoing or egress path. The ingress path includes an input buffer 312, input queues 314, input logic 316 and control matrix 320. The input buffer 312 receives incoming data units. The data units proceed from input buffer 312 to input queues 314. Three input queues 314 are shown representing posted, non-posted and completion transactions. The data units pass from the input queues 314 to the input logic 316. Incoming data units leave the port units 310 according to the input logic 316 and control matrix 320.

The egress path includes control matrix 320 and output pipe 318. Outgoing data units are received from control matrix 320 in output pipe 318. The output logic and other processing included in each of port units 210 is included instead in control matrix 320. Control matrix 320 evaluates the sequence or order that outgoing data units are provided to output pipe 318 and passed to a device coupled to the port unit 310. The output pipe 318 may operate in a first-in-first-out (FIFO) manner. Data units in pipe 318 may not be reordered. The sequencing or order evaluated by the control matrix 320 is based on rules promulgated by a particular bus specification, such as, for example, PCI Express. The evaluation includes arbitration, prioritization, reordering, contention management, and other related functions.

In comparison to the switch 200 shown in FIG. 2, the output decision logic is distributed and remapped to both the control matrix 320 and the input decision logic 316 of the ports of the switch 300. That is, the output logic 224 of port unit 210 shown in FIG. 2 is distributed and placed in the control matrix 320 and input logic 316. In addition, some of the information that was formerly available only to the input decision logic in input logic 216 of port unit 210 shown in FIG. 2 is made available by input logic 316 to the central control matrix 320 shown in FIG. 3. The input logic 316 and the control matrix 320 perform the port transmission selection in a single step process. By integrating the output decision logic (see output logic 224 of port unit 210 shown in FIG. 2) into the control matrix 320, the control matrix 320 performs a look ahead function that is applied to the selection process of the input logic 316.

By removing the output logic and related output queues from each of the port units 310 and placing the functionality in control matrix 320, the amount of overhead in the form of circuitry and processing is reduced when compared to switch 200 and other implementations. The reduction in circuitry results in increased performance in the form of increased throughput, reduced latency, and more responsive communications. Faster bus performance is the end result. In addition, manufacturing costs are reduced due to the reduced amount of buffer space and/or number of buffers needed.

The switch 300 may be implemented on an ASIC, a PLD, an FPGA, and other devices.

FIG. 4 is a block drawing illustrating the functionality of a control matrix 400 described herein. The control logic 410 included in control matrix 400 is shown to illustrate the functionality provided by the logic and circuitry included in the control matrix 320. The control matrix 400 does not have or include the control logic 410 shown, but it performs the functionality of the output logic 414, the input pipe 412, and the output queue 416. That is, the control matrix includes logic, circuitry and memory that perform the functionality of the input pipe 412, output logic 414 and output queues 416, but does necessarily include any these components.

Methods

FIG. 5 is a flow chart showing the actions taken in a switch unit according to the invention described herein. The switch unit may be a switch unit like switch unit 300 shown in FIG. 4.

A port unit in the switch unit receives an incoming data unit in an input buffer of a source port unit from a source device, as shown in block 510. The source device may be any device, unit, component, or card coupled with the bus, such as by being plugged into the bus.

A sequence of four steps may be performed by the combination of the input logic of the source port unit and the control matrix working in cooperation. The four steps are steps 512, 514, 516 and 518. Step 1: The control matrix evaluates priorities and other information to determine which data unit should next be sent to a destination port unit and ultimately to a destination device, as shown in block 512. The evaluation is based on the rules and requirements of a bus standard such as the PCI Express bus standard and is in part based on information from input logic in the source port unit. The evaluation includes arbitration, prioritization, reordering, contention management, and other related functions. Step 2: The control matrix selects, based on the evaluation, a data unit to send to a destination port unit, as shown in block 514. Step 3: Input logic in the source port unit selects a data unit from available data units from three input queues based on instructions and/or information received from the control matrix, as shown in block 516. Step 4: Input logic in the source port unit sends or otherwise makes available selected data units to the control matrix, as shown in block 518. The input logic may conform to the PCI Express specification. The four steps may be collapsed into a single step, may be performed generally simultaneously or contemporaneously, or may be performed in an order different from that shown.

The control matrix sends the selected data unit to a destination port unit, as shown in block 520.

The destination port unit receives the outgoing data unit and places the outgoing data unit in an output queue, as shown in block 522. The outgoing data unit is provided to the destination device in order from the output queue of the destination port unit, as shown in block 524.

With regard to FIG. 5, additional and fewer steps may be taken, and the steps as shown may be combined or further refined to achieve the methods described herein.

Although exemplary embodiments of the invention have been shown and described, it will be apparent to those having ordinary skill in the art that a number of changes, modifications, or alterations to the invention as described herein may be made, none of which depart from the spirit of the invention. All such changes, modifications and alterations should therefore be seen as within the scope of the invention.

Claims (19)

1. A switch, comprising:
a plurality of port units, each port unit including
an ingress portion and an egress portion, the ingress portion comprising an input buffer, an input queue and input logic, and the egress portion comprising an output pipe; and
a control matrix coupled between the plurality of port units to control bus communications between the plurality of port units,
wherein the control matrix performs prioritization, allocation, and virtual channel arbitration pursuant to a PCI Express specification to determine the sequence in which data units are sent from the ingress portions of the port units to the output pipes, and
wherein data units are not reordered after being sent from the control matrix to the output pipes.
2. The switch of claim 1 wherein the control matrix performs the functionality of buffers and logic traditionally included in the egress portion of the port units.
3. The switch of claim 1 wherein the input queue includes a posted transaction queue, a non-posted transaction queue and a completion transaction queue.
4. The switch of claim 1 implemented on a single field programmable gate array.
5. The switch of claim 1 wherein at least two of the port units are coupled with a device.
6. The switch of claim 5 wherein the device includes one or more selected from the group comprising: a graphics card, a sound card, a network communications unit, a computer peripheral, a computer chip set, and a processor.
7. The switch of claim 1 wherein the control matrix performs egress flow control and deadlock avoidance pursuant to a PCI Express specification.
8. A computer comprising:
a bus switch including
a plurality of port units, each port unit further comprising
an ingress portion comprising an input buffer, an input queue and input logic
an egress portion comprising an output pipe
a control matrix coupled between the plurality of port units to control bus communications between the plurality of port units,
wherein the control matrix performs prioritization, allocation, and virtual channel arbitration pursuant to a PCI Express specification to determine the sequence in which data units are sent from the ingress portions of the port units to the output pipes,
wherein data units are not reordered after being sent from the control matrix to the output pipes, and
wherein at least two of the port units are each coupled with a device selected from the group comprising: a graphics card, a sound card, a network communications unit, a computer peripheral, a computer chip set, and the processor.
9. The computer of claim 8 wherein the control matrix performs the functionality of buffers and logic traditionally included in the egress portion of the port units.
10. The computer of claim 8 wherein the input queue includes a posted transaction queue, a non-posted transaction queue and a completion transaction queue.
11. A switch, comprising:
a plurality of port units, each port unit functional as both an input port and an output port, each port unit having
an ingress portion for supporting input port functionality and comprising an input buffer, an input queue for storing data units from the input buffer, and input logic coupled to the input queue for selecting an available data unit from the input queue, and
an egress portion for supporting output port functionality and consisting essentially of an output pipe for outputting data units without reordering them;
control logic coupled to the port units to control communication of data units from the ingress portion of a given port unit to the egress portion of a different port unit, the control logic operative to
perform a look ahead function that is applied to the selection process of the respective input logic of the port units so that data units are directly passed from the ingress portions of the input ports to the output pipes of the output ports,
provide ingress and egress reordering functions for the port units in a single, interlaced matrix, and
evaluate and set a sequence of data units output through the output pipes in accordance with rules for arbitration, prioritization, reordering, and contention management.
12. The switch of claim 11, the control logic comprising:
egress flow control gating logic
port arbitration logic
deadlock avoidance logic.
13. The switch of claim 11 wherein the input queue includes a posted transaction queue, a non-posted transaction queue and a completion transaction queue.
14. The switch of claim 11 implemented on a single field programmable gate array.
15. The switch of claim 11 wherein the input logic within the port units and the control logic collectively perform ingress and egress reordering, egress flow control, contention management, deadlock avoidance, and virtual channel arbitration pursuant to a PCI Express specification.
16. A method of switching data units, comprising:
receiving data units in the ingress portions of a plurality of port units, the ingress portion of each port unit receiving data units in an input buffer and storing data units from the input buffer in an input queue,
control logic controlling communication of data units from the ingress portion of a given port unit to the egress portion of a different port unit, the control logic
performing a look ahead function that is applied to the selection process of the respective input logic of the port units so that data units are directly passed from the ingress portions of the input ports to the output pipes of the output ports,
providing ingress and egress reordering functions for the port units in a single, interlaced matrix, and
evaluating and setting a sequence of data units to be output through egress portions of the plurality of port units in accordance with rules for arbitration, prioritization, reordering, and contention management,
input logic within the ingress portions of the plurality of port units selecting data units from the respective input queues in accordance with the sequence of data units set by the control logic,
transferring the selected data units to the egress portions of other port units of the plurality of port units, the egress portion of each port unit consisting essentially of an output pipe for outputting data units without reordering them,
outputting data units from the output pipes of the ports units in accordance with the sequence set by the control logic.
17. The method of switching data units of claim 16, the control logic further performing egress flow control gating and deadlock avoidance.
18. The method of switching data units of claim 16 wherein each input queue includes a posted transaction queue, a non-posted transaction queue and a completion transaction queue.
19. The method of switching data units of claim 16 wherein the input logic within the port units and the control logic collectively perform ingress and egress reordering, egress flow control, contention management, deadlock avoidance, and virtual channel arbitration pursuant to a PCI Express specification.
US11031420 2004-01-08 2005-01-07 Switch for bus optimization Active 2025-08-01 US7426602B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US53490304 true 2004-01-08 2004-01-08
US11031420 US7426602B2 (en) 2004-01-08 2005-01-07 Switch for bus optimization

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11031420 US7426602B2 (en) 2004-01-08 2005-01-07 Switch for bus optimization
US12196025 US7590791B2 (en) 2004-01-08 2008-08-21 Optimized switching method

Publications (2)

Publication Number Publication Date
US20050154804A1 true US20050154804A1 (en) 2005-07-14
US7426602B2 true US7426602B2 (en) 2008-09-16

Family

ID=34742469

Family Applications (2)

Application Number Title Priority Date Filing Date
US11031420 Active 2025-08-01 US7426602B2 (en) 2004-01-08 2005-01-07 Switch for bus optimization
US12196025 Active US7590791B2 (en) 2004-01-08 2008-08-21 Optimized switching method

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12196025 Active US7590791B2 (en) 2004-01-08 2008-08-21 Optimized switching method

Country Status (1)

Country Link
US (2) US7426602B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030058802A1 (en) * 2001-09-24 2003-03-27 Internet Machines Corporation Adaptive rate controlled router system and method
US20080307150A1 (en) * 2004-01-08 2008-12-11 Heath Stewart Optimized Switching Method
US20110078250A1 (en) * 2009-09-28 2011-03-31 International Business Machines Corporation Routing incoming messages at a blade chassis
US8065465B1 (en) * 2009-06-10 2011-11-22 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US8325194B1 (en) 2009-06-10 2012-12-04 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US9367487B1 (en) 2009-06-10 2016-06-14 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030214949A1 (en) * 2002-05-16 2003-11-20 Nadim Shaikli System for reordering sequenced based packets in a switching network
US9264384B1 (en) * 2004-07-22 2016-02-16 Oracle International Corporation Resource virtualization mechanism including virtual host bus adapters
US9813283B2 (en) 2005-08-09 2017-11-07 Oracle International Corporation Efficient data transfer between servers and remote peripherals
JP4992296B2 (en) * 2006-05-30 2012-08-08 株式会社日立製作所 Transfer processing unit
US20090138647A1 (en) * 2007-11-26 2009-05-28 Hagita Yasuharu Bus switch, electronic equipment, and data transfer method
US9973446B2 (en) 2009-08-20 2018-05-15 Oracle International Corporation Remote shared server peripherals over an Ethernet network for resource virtualization
US9331963B2 (en) 2010-09-24 2016-05-03 Oracle International Corporation Wireless host I/O using virtualized I/O controllers
US9083550B2 (en) 2012-10-29 2015-07-14 Oracle International Corporation Network virtualization over infiniband
US20170214762A1 (en) * 2016-01-26 2017-07-27 Oracle International Corporation In-memory message sequencing

Citations (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4330824A (en) 1978-08-17 1982-05-18 Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme) Universal arrangement for the exchange of data between the memories and the processing devices of a computer
US4394725A (en) 1973-11-30 1983-07-19 Compagnie Honeywell Bull Apparatus and method for transferring information units between processes in a multiprocessing system
US4704606A (en) 1984-11-13 1987-11-03 American Telephone And Telegraph Company And At&T Information Systems Inc. Variable length packet switching system
US4958299A (en) 1988-06-13 1990-09-18 Fuji Xerox Co., Ltd. Control device for use with a drawing output unit
US5550823A (en) 1994-04-28 1996-08-27 Nec Corporation Method and apparatus for performing priority control for cells in output buffer type ATM switch
US5555543A (en) 1995-01-03 1996-09-10 International Business Machines Corporation Crossbar switch apparatus and protocol
US5649149A (en) 1994-08-01 1997-07-15 Cypress Semiconductor Corporation Integrated content addressable memory array with processing logical and a host computer interface
US5659713A (en) 1992-04-24 1997-08-19 Digital Equipment Corporation Memory stream buffer with variable-size prefetch depending on memory interleaving configuration
US5841874A (en) 1996-08-13 1998-11-24 Motorola, Inc. Ternary CAM memory architecture and methodology
US5860085A (en) 1994-08-01 1999-01-12 Cypress Semiconductor Corporation Instruction set for a content addressable memory array with read/write circuits and an interface register logic block
US5898689A (en) 1992-12-04 1999-04-27 Lucent Technologies Inc. Packet network interface
US5905911A (en) 1990-06-29 1999-05-18 Fujitsu Limited Data transfer system which determines a size of data being transferred between a memory and an input/output device
US5923893A (en) 1997-09-05 1999-07-13 Motorola, Inc. Method and apparatus for interfacing a processor to a coprocessor
US5961626A (en) 1997-10-10 1999-10-05 Motorola, Inc. Method and processing interface for transferring data between host systems and a packetized processing system
US5982749A (en) 1996-03-07 1999-11-09 Lsi Logic Corporation ATM communication system interconnect/termination unit
US6067408A (en) 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
US6122674A (en) 1997-07-10 2000-09-19 International Business Machines Corporation Bi-directional network adapter for interfacing local node of shared memory parallel processing system to multi-stage switching network for communications with remote node
US6172927B1 (en) 1997-04-01 2001-01-09 Ramtron International Corporation First-in, first-out integrated circuit memory device incorporating a retransmit function
US6172963B1 (en) * 1997-02-19 2001-01-09 Telefonaktiebolaget Lm Ericsson (Publ) Flow control for switching
US6185222B1 (en) * 1995-09-28 2001-02-06 Cisco Technology, Inc. Asymmetric switch architecture for use in a network switch node
US6292878B1 (en) 1996-12-12 2001-09-18 Matsushita Electric Industrial Co., Ltd. Data recorder and method of access to data recorder
US20010037435A1 (en) 2000-05-31 2001-11-01 Van Doren Stephen R. Distributed address mapping and routing table mechanism that supports flexible configuration and partitioning in a modular switch-based, shared-memory multiprocessor computer system
US6346946B1 (en) 1998-10-23 2002-02-12 Micron Technology, Inc. Graphics controller embedded in a core logic unit
US6389489B1 (en) 1999-03-17 2002-05-14 Motorola, Inc. Data processing system having a fifo buffer with variable threshold value based on input and output data rates and data block size
US20020061022A1 (en) 1999-08-27 2002-05-23 Allen James Johnson Network switch using network processor and methods
US20020099855A1 (en) 1999-08-27 2002-07-25 Brian Mitchell Bass Network processor, memory organization and methods
US6442674B1 (en) 1998-12-30 2002-08-27 Intel Corporation Method and system for bypassing a fill buffer located along a first instruction path
US20020122386A1 (en) 2001-03-05 2002-09-05 International Business Machines Corporation High speed network processor
US6477623B2 (en) 1998-10-23 2002-11-05 Micron Technology, Inc. Method for providing graphics controller embedded in a core logic unit
US20020165947A1 (en) 2000-09-25 2002-11-07 Crossbeam Systems, Inc. Network application apparatus
US6493347B2 (en) 1996-12-16 2002-12-10 Juniper Networks, Inc. Memory organization in a switching device
US6510138B1 (en) 1999-02-25 2003-01-21 Fairchild Semiconductor Corporation Network switch with head of line input buffer queue clearing
US6557053B1 (en) 2000-01-04 2003-04-29 International Business Machines Corporation Queue manager for a buffer
US6574194B1 (en) 1998-12-18 2003-06-03 Cypress Semiconductor Corporation Architecture of data communications switching system and associated method
US6611527B1 (en) 1999-06-09 2003-08-26 Hitachi, Ltd. Packet switching apparatus with a common buffer
US20040019729A1 (en) 2002-07-29 2004-01-29 Kelley Richard A. Buffer management and transaction control for transition bridges
US20040030857A1 (en) 2002-07-31 2004-02-12 Brocade Communications Systems, Inc. Hardware-based translating virtualization switch
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array
US6708262B2 (en) 1997-02-11 2004-03-16 Micron Technology, Inc. Memory device command signal generator
US6714555B1 (en) 1997-06-04 2004-03-30 Roke Manor Research Limited Broadband telecommunications switch
US6735219B1 (en) 1998-09-10 2004-05-11 International Business Machines Corporation Packet-processing apparatus and packet switch adapter for the processing of variable-length packets and a method thereof
US6760793B2 (en) * 2002-07-29 2004-07-06 Isys Technologies, Inc. Transaction credit control for serial I/O systems
US6795870B1 (en) 2000-04-13 2004-09-21 International Business Machines Corporation Method and system for network processor scheduler
US20040230735A1 (en) 2003-05-15 2004-11-18 Moll Laurent R. Peripheral bus switch having virtual peripheral bus and configurable host bridge

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2084431C (en) * 1991-12-20 2003-04-08 Johannes A. M. Hamersma 17-spirofuran-3'-ylidene steroids
FR2752584A1 (en) * 1996-08-26 1998-02-27 Coatex Sa compatible agent with the surfactants used in detergents or cosmetics
US7426602B2 (en) * 2004-01-08 2008-09-16 Topside Research, Llc Switch for bus optimization

Patent Citations (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4394725A (en) 1973-11-30 1983-07-19 Compagnie Honeywell Bull Apparatus and method for transferring information units between processes in a multiprocessing system
US4330824A (en) 1978-08-17 1982-05-18 Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme) Universal arrangement for the exchange of data between the memories and the processing devices of a computer
US4704606A (en) 1984-11-13 1987-11-03 American Telephone And Telegraph Company And At&T Information Systems Inc. Variable length packet switching system
US4958299A (en) 1988-06-13 1990-09-18 Fuji Xerox Co., Ltd. Control device for use with a drawing output unit
US5905911A (en) 1990-06-29 1999-05-18 Fujitsu Limited Data transfer system which determines a size of data being transferred between a memory and an input/output device
US5659713A (en) 1992-04-24 1997-08-19 Digital Equipment Corporation Memory stream buffer with variable-size prefetch depending on memory interleaving configuration
US5898689A (en) 1992-12-04 1999-04-27 Lucent Technologies Inc. Packet network interface
US6067408A (en) 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
US5550823A (en) 1994-04-28 1996-08-27 Nec Corporation Method and apparatus for performing priority control for cells in output buffer type ATM switch
US5860085A (en) 1994-08-01 1999-01-12 Cypress Semiconductor Corporation Instruction set for a content addressable memory array with read/write circuits and an interface register logic block
US5649149A (en) 1994-08-01 1997-07-15 Cypress Semiconductor Corporation Integrated content addressable memory array with processing logical and a host computer interface
US5555543A (en) 1995-01-03 1996-09-10 International Business Machines Corporation Crossbar switch apparatus and protocol
US6185222B1 (en) * 1995-09-28 2001-02-06 Cisco Technology, Inc. Asymmetric switch architecture for use in a network switch node
US5982749A (en) 1996-03-07 1999-11-09 Lsi Logic Corporation ATM communication system interconnect/termination unit
US5841874A (en) 1996-08-13 1998-11-24 Motorola, Inc. Ternary CAM memory architecture and methodology
US6292878B1 (en) 1996-12-12 2001-09-18 Matsushita Electric Industrial Co., Ltd. Data recorder and method of access to data recorder
US6493347B2 (en) 1996-12-16 2002-12-10 Juniper Networks, Inc. Memory organization in a switching device
US6708262B2 (en) 1997-02-11 2004-03-16 Micron Technology, Inc. Memory device command signal generator
US6172963B1 (en) * 1997-02-19 2001-01-09 Telefonaktiebolaget Lm Ericsson (Publ) Flow control for switching
US6172927B1 (en) 1997-04-01 2001-01-09 Ramtron International Corporation First-in, first-out integrated circuit memory device incorporating a retransmit function
US6714555B1 (en) 1997-06-04 2004-03-30 Roke Manor Research Limited Broadband telecommunications switch
US6122674A (en) 1997-07-10 2000-09-19 International Business Machines Corporation Bi-directional network adapter for interfacing local node of shared memory parallel processing system to multi-stage switching network for communications with remote node
US5923893A (en) 1997-09-05 1999-07-13 Motorola, Inc. Method and apparatus for interfacing a processor to a coprocessor
US5961626A (en) 1997-10-10 1999-10-05 Motorola, Inc. Method and processing interface for transferring data between host systems and a packetized processing system
US6735219B1 (en) 1998-09-10 2004-05-11 International Business Machines Corporation Packet-processing apparatus and packet switch adapter for the processing of variable-length packets and a method thereof
US6477623B2 (en) 1998-10-23 2002-11-05 Micron Technology, Inc. Method for providing graphics controller embedded in a core logic unit
US6346946B1 (en) 1998-10-23 2002-02-12 Micron Technology, Inc. Graphics controller embedded in a core logic unit
US6574194B1 (en) 1998-12-18 2003-06-03 Cypress Semiconductor Corporation Architecture of data communications switching system and associated method
US6442674B1 (en) 1998-12-30 2002-08-27 Intel Corporation Method and system for bypassing a fill buffer located along a first instruction path
US6510138B1 (en) 1999-02-25 2003-01-21 Fairchild Semiconductor Corporation Network switch with head of line input buffer queue clearing
US6389489B1 (en) 1999-03-17 2002-05-14 Motorola, Inc. Data processing system having a fifo buffer with variable threshold value based on input and output data rates and data block size
US6611527B1 (en) 1999-06-09 2003-08-26 Hitachi, Ltd. Packet switching apparatus with a common buffer
US20020099855A1 (en) 1999-08-27 2002-07-25 Brian Mitchell Bass Network processor, memory organization and methods
US20020061022A1 (en) 1999-08-27 2002-05-23 Allen James Johnson Network switch using network processor and methods
US6557053B1 (en) 2000-01-04 2003-04-29 International Business Machines Corporation Queue manager for a buffer
US6795870B1 (en) 2000-04-13 2004-09-21 International Business Machines Corporation Method and system for network processor scheduler
US20010037435A1 (en) 2000-05-31 2001-11-01 Van Doren Stephen R. Distributed address mapping and routing table mechanism that supports flexible configuration and partitioning in a modular switch-based, shared-memory multiprocessor computer system
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array
US20020165947A1 (en) 2000-09-25 2002-11-07 Crossbeam Systems, Inc. Network application apparatus
US20020122386A1 (en) 2001-03-05 2002-09-05 International Business Machines Corporation High speed network processor
US6760793B2 (en) * 2002-07-29 2004-07-06 Isys Technologies, Inc. Transaction credit control for serial I/O systems
US20040019729A1 (en) 2002-07-29 2004-01-29 Kelley Richard A. Buffer management and transaction control for transition bridges
US20040030857A1 (en) 2002-07-31 2004-02-12 Brocade Communications Systems, Inc. Hardware-based translating virtualization switch
US20040230735A1 (en) 2003-05-15 2004-11-18 Moll Laurent R. Peripheral bus switch having virtual peripheral bus and configurable host bridge

Non-Patent Citations (13)

* Cited by examiner, † Cited by third party
Title
Bhatt, Creating a Third Generation I/O Interconnect, White Paper, 2002, pp. 1-8, Technology and Research Labs, Intel Corporation, http://www.intel.com/technology/pciexpress/downloads/3rdgenwhitepaper.pdf, 8 pages.
Fahmy, A Survey of ATM Switching Techniques, Aug. 14, 2001, Department of Computer and Information Science, The Ohio State University, 21 pages.
Gupta, Scheduling in input Queued Switches: A Survey, Jun. 1996, Department of Computer Science. Stanford University, California, 25 pages.
Intel, Improve Video Quality with the PCI Express x16 Graphics Interface, Sales Brief, 2004, pp. 1-2, Intel Corporation, http://www.intel.com/design/chipsets/pciexpress.pdf, 2 papes.
Klein, PCI Express is the new I/O Solution of Choice. Article, Nov. 2004, pp. 1-5, Technology @ Intel Magazine, Intel Corporation, 5 pages.
PCI Express Base Specification, Revision 1.0a, Apr. 15, 2003, pp. 27, 28, 33, 34, 101, 280. *
Petaswitch Solutions, Inc., Company Overview, 2001, http://www.peta-switch.com/markets/overview.htm, 1 page.
Petaswitch Solutions, Inc., PetaSwitch Solutions Announces Raising $4 Million in First Round Financing, Press Release, 2001, http://peta-switch.com/newsroom/press<SUB>-</SUB>releases.htm, 2 pages.
Petaswitch Solutions, Inc., The Pisces Chipset, Product Brief, 2001, http://www.peta-switch.com/products/product<SUB>-</SUB>brief.htm, 1 page.
Schoenen, et al., Distributed Cell Scheduling Algorithms for Virtual-Output-Queued Switches, Dec. 1999, pp. 1211-1215, vol. 1, Globecom, IEEE Global Telecommunications Conference, 5 pages.
Stam, Inside PCI Express, Article, Sep. 9, 2002, pp. 1-37, ExtremeTech, http://www.extremetech.com/article2/0,3973,522663,00.asp, 15 pages.
Stiliadis, et al., Rate-Proportional Servers: A Design Methodology for Fair Queueing Algorithms, Dec. 1995, Computer Engineering & Information Sciences, University of California, Santa Cruz, 27 pages.
Stoica, et al., Earliest Eligible Virtual Deadline First: A Flexible and Accurate Mechanism for Proportional Share Resource Allocation, Department of Computer Science, Old Dominion University, Norfolk, VA, 37 pages, 1996.

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030058802A1 (en) * 2001-09-24 2003-03-27 Internet Machines Corporation Adaptive rate controlled router system and method
US8213322B2 (en) 2001-09-24 2012-07-03 Topside Research, Llc Dynamically distributed weighted fair queuing
US20090279560A1 (en) * 2001-09-24 2009-11-12 Jones Jason A Adaptive Rate Control
US7848251B2 (en) 2001-09-24 2010-12-07 Topside Research, Llc Adaptive rate control
US7590791B2 (en) * 2004-01-08 2009-09-15 Topside Research, Llc Optimized switching method
US20080307150A1 (en) * 2004-01-08 2008-12-11 Heath Stewart Optimized Switching Method
US8065465B1 (en) * 2009-06-10 2011-11-22 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US8325194B1 (en) 2009-06-10 2012-12-04 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US9367487B1 (en) 2009-06-10 2016-06-14 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US20110078250A1 (en) * 2009-09-28 2011-03-31 International Business Machines Corporation Routing incoming messages at a blade chassis
US8700764B2 (en) 2009-09-28 2014-04-15 International Business Machines Corporation Routing incoming messages at a blade chassis

Also Published As

Publication number Publication date Type
US7590791B2 (en) 2009-09-15 grant
US20080307150A1 (en) 2008-12-11 application
US20050154804A1 (en) 2005-07-14 application

Similar Documents

Publication Publication Date Title
US7412588B2 (en) Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus
US6553446B1 (en) Modular input/output controller capable of routing packets over busses operating at different speeds
US7457906B2 (en) Method and apparatus for shared I/O in a load/store fabric
US6195593B1 (en) Reusable modules for complex integrated circuit devices
US7174413B2 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US6088752A (en) Method and apparatus for exchanging information between buses in a portable computer and docking station through a bridge employing a serial link
US6816938B2 (en) Method and apparatus for providing a modular system on-chip interface
US7103064B2 (en) Method and apparatus for shared I/O in a load/store fabric
US7046668B2 (en) Method and apparatus for shared I/O in a load/store fabric
US7188209B2 (en) Apparatus and method for sharing I/O endpoints within a load store fabric by encapsulation of domain information in transaction layer packets
US5828865A (en) Dual mode bus bridge for interfacing a host bus and a personal computer interface bus
US7219183B2 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US20050129040A1 (en) Shared adapter
US7165094B2 (en) Communications system and method with non-blocking shared interface
US6715023B1 (en) PCI bus switch architecture
US6629220B1 (en) Method and apparatus for dynamic arbitration between a first queue and a second queue based on a high priority transaction type
US20020184453A1 (en) Data bus system including posted reads and writes
US20040268015A1 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
US7042899B1 (en) Application specific integrated circuit having a programmable logic core and a method of operation thereof
US7480303B1 (en) Pseudo-ethernet switch without ethernet media-access-controllers (MAC&#39;s) that copies ethernet context registers between PCI-express ports
US7290066B2 (en) Methods and structure for improved transfer rate performance in a SAS wide port environment
US6131135A (en) Arbitration method for a system with two USB host controllers
US20040024947A1 (en) Buffering non-posted read commands and responses
US20060092928A1 (en) System and method for providing a shareable input/output device in a PCI express environment
US6801971B1 (en) Method and system for shared bus access

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNET MACHINES CORP., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STEWART, HEATH;DE LA GARRIGUE, MICHAEL;HAYWOOD, CHRIS;AND OTHERS;REEL/FRAME:015967/0321;SIGNING DATES FROM 20050104 TO 20050106

AS Assignment

Owner name: TOPSIDE RESEARCH, LLC, VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNET MACHINES CORP.;REEL/FRAME:019211/0629

Effective date: 20070418

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8