US7269745B2 - Methods and apparatus for composing an identification number - Google Patents
Methods and apparatus for composing an identification number Download PDFInfo
- Publication number
- US7269745B2 US7269745B2 US10/245,946 US24594602A US7269745B2 US 7269745 B2 US7269745 B2 US 7269745B2 US 24594602 A US24594602 A US 24594602A US 7269745 B2 US7269745 B2 US 7269745B2
- Authority
- US
- United States
- Prior art keywords
- physical
- bit elements
- physical bit
- groups
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/73—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by creating or determining hardware identification, e.g. serial numbers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
Definitions
- the present invention relates to methods and apparatus for composing an identification number, which methods and apparatus mitigate against tampering of the identification number once it has been established.
- An electronic ID number is conventionally established by way of a plurality of binary values, e.g., logic low (0) values and logic high (1) values, in sequence.
- a typical electronic ID number may be expressed as: 00000101.
- this type of electronic ID number may be utilized to ensure that entities interesting in profiting from the sale of digital content, such as software applications, to end users are not financially harmed by those seeking to pirate such digital content or by those seeking to share such digital content on multiple computing devices.
- the computing device of an end user may be equipped with an electronic ID number and the digital content may be distributed to such end users on rewritable storage media.
- the electronic ID number may be used to encrypt the digital content on the rewritable storage medium and overwrite the non-encrypted version of such digital content.
- the electronic ID number is used to decrypt the digital content stored on the rewritable storage medium.
- This system advantageously permits an authorized end user to execute the digital content on his or her computing device, but prohibits using the digital content on some other computing device, which has a different ID number or no ID number at all. Further details concerning this system may be found in U.S. Pat. No. 7,107,461, issued Sep. 21, 2006,the entire disclosure of which is hereby incorporated by reference.
- a conventional approach to implementing an electronic ID number includes the use of anti-fuse technology, whereby a shorted anti-fuse element indicates a logic low (0) level and an open (or fused) anti-fuse element indicates a logic high (1) level.
- any of the un-fused elements implementing the ID number may be fused (i.e., opened) to obtain a different electronic ID number.
- any of the second, and fourth through eighth anti-fuse elements may be fused and, thereby, change any of the logic low (0) values of the electronic ID number to logic high (1) values.
- an apparatus includes at least first and second groups of physical bit elements, each physical bit element of each group having a first physical state in which it is operable to produce a signal having a first electrical state, and being capable of permanent modification to a second physical state in which it is operable to produce a signal having a second electrical state; and at least first and second bit logic circuits, each being associated with a respective one of the at least first and second groups of physical bit elements, and each operable to produce (i) one bit of an identification (ID) number from the respective signals issuing from each of the respective at least first and second groups of physical bit elements, and (ii) a validity signal indicative of whether the one bit of the ID number is valid.
- ID identification
- each of the bit logic circuits is further operable to produce a program signal indicative of whether any of the physical bit elements of a respective one of the groups have been modified.
- the program signal may indicate that the physical bit elements of a respective one of the groups have not been modified when all of the physical bit elements of that group are in the first physical state.
- the program signal may indicate that the physical bit elements of a respective one of the groups have not been modified when (i) a valid combination of the physical states of the physical bit elements of that group requires that one or more of the physical bit elements of that group are in the second physical state, and (ii) the one or more of the physical bit elements are in the first physical state.
- the apparatus preferably further includes an ID logic circuit operable to receive one or more of the program signals from the bit logic circuits and produce an overall program signal indicative of at least one of whether (i) any of the physical bit elements of any of the groups have been modified, and (ii) at least one of the physical bit elements of each of the groups have been modified.
- the ID logic circuit may be further or alternatively operable to receive one or more of the validity signals from the bit logic circuits and produce an overall validity signal indicative of at least one of whether (i) any of the bits of the ID number are invalid, and (ii) none of the bits of the ID number are invalid.
- only one valid combination of the electrical states of the respective signals issuing from each of the respective at least first and second groups of physical bit elements represents a valid logic high level for the corresponding bit of the ID number; and only one different valid combination of the electrical states of the respective signals issuing from each of the respective at least first and second groups of physical bit elements represents a valid logic low level for the corresponding bit of the ID number.
- each group consists of two physical bit elements; the valid combination representing a valid logic high level requires that one of the two physical bit elements is in the first physical state and the other of the two physical bit elements is in the second physical state; and the different valid combination representing a valid logic low level requires that the one of the two physical bit elements is in the second physical state and the other of the two physical bit elements is in the first physical state.
- any modification to the physical bit elements of a given one of the groups of physical bit elements in order change from a valid combination of the electrical states of the signals to another combination results in an invalid combination.
- the respective valid combinations of the electrical states of the signals each require that at least one of the physical bit elements of a given one of the groups of physical bit elements has been permanently modified to the second physical state in which it produces a signal having the second electrical state.
- any modification to the physical bit elements of a given one of the groups of physical bit elements in order change from a valid combination of the electrical states of the signals to another combination requires that at least one of the physical bit elements of a given one of the groups of physical bit elements has to be permanently modified from the first physical state to the second physical state.
- Each of the physical bit elements may be a fusible link having an unfused, substantially electrically conductive, first physical state, and having a fused, substantially electrically non-conductive, second physical state.
- each physical bit element is coupled in a series combination with an impedance between two voltage potentials, and the corresponding signal is taken at a node between the physical bit element and the impedance.
- each physical bit element and each impedance includes respective first and second terminals; the first terminal of each physical bit element being coupled to a first voltage potential and the second terminal of each physical bit element being coupled to the first terminal of a respective one of the impedances; and the second terminal of each impedance being coupled to a second, higher, voltage potential.
- a method includes: modifying at least one physical bit element from among each of at least first and second groups of physical bit elements, each physical bit element of each group having a first physical state in which it is operable to produce a signal having a first electrical state, and being capable of permanent modification to a second physical state in which it is operable to produce a signal having a second electrical state; and producing (i) one bit of an identification (ID) number from the respective signals issuing from each of the respective at least first and second groups of physical bit elements, and (ii) a validity signal indicative of whether the one bit of the ID number is valid.
- ID identification
- the method may further include producing a program signal indicative of whether any of the physical bit elements of a respective one of the groups have been modified.
- the program signal indicates that the physical bit elements of a respective one of the groups have not been modified when all of the physical bit elements of that group are in the first physical state.
- the program signal indicates that the physical bit elements of a respective one of the groups have not been modified when (i) a valid combination of the physical states of the physical bit elements of that group requires that one or more of the physical bit elements of that group are in the second physical state, and (ii) the one or more of the physical bit elements are in the first physical state.
- the method preferably further includes receiving one or more of the program signals, and producing an overall program signal indicative of at least one of whether (i) any of the physical bit elements of any of the groups have been modified, and (ii) at least one of the physical bit elements of each of the groups have been modified.
- the method may further include receiving one or more of the validity signals, and producing an overall validity signal indicative of at least one of whether (i) any of the bits of the ID number are invalid, and (ii) none of the bits of the ID number are invalid.
- FIG. 1 is a block diagram illustrating one or more aspects of various methods and apparatus that may be employed to implement one or more embodiments of the present invention
- FIG. 2 is a more detailed block diagram illustrating further details of certain elements of the methods and apparatus of FIG. 1 ;
- FIG. 3 is a block diagram illustrating still further details concerning other elements of the methods and apparatus of FIG. 1 .
- FIG. 1 a block diagram illustrating one or more aspects of the present invention.
- the block diagram of FIG. 1 will be referred to, and described herein, as illustrating an apparatus 100 , it being understood, however, that the description may be readily applied to various aspects of one or more methods with equal force.
- the apparatus 100 is preferably operable to produce an electronic ID number, including bits ID 0 , ID 1 , ID 2 , . . . IDn.
- the apparatus 100 preferably includes a plurality of groups of physical bit elements 102 A, 102 B . . . 102 n, and a plurality of bit logic circuits 104 A, 104 B . . . 104 n, each being associated with a respective one of the groups of physical bit elements 102 .
- Each physical bit element of each group 102 preferably has a first physical state in which it is operable to produce (alone or in combination with other circuit elements) a signal having a first electrical state, for example, representing one of a logic low (0) value and a logic high (1) value.
- Each of the physical bit elements is preferably further capable of permanent modification to a second physical state in which it is operable to produce a signal having a second electrical state, for example, the other of the logic low value and the logic high value.
- each of the physical bit elements (two such elements being shown by way of example) within the respective groups of physical bit elements 102 are preferably implemented by way of a fusible link.
- Each of the fusible links 202 , 204 preferably has a first physical state in which it is unfused and is substantially electrically conductive between first and second terminals thereof.
- Each fusible link 202 , 204 also preferably includes a second physical state in which it is fused and is substantially electrically non-conductive between its respective terminals.
- the fusible links 202 , 204 may be implemented utilizing any of the known technologies, such as anti-fuse technologies, or any technologies hereinafter developed.
- each physical bit element 202 , 204 is preferably coupled in series between a first voltage potential, such as ground 206 , and a second, higher voltage potential through respective impedances, such as resistors 212 .
- a first voltage potential such as ground 206
- a second, higher voltage potential through respective impedances, such as resistors 212 .
- the impedances may be implemented utilizing any of the known technologies and that such impedances may be disposed within the respective groups 102 , the respective bit logic circuits 104 , or any other suitable location without departing from the sprit and scope of the invention.
- the respective signals 208 , 210 are preferably taken at a node at which the respective fusible links 202 , 204 connect with the respective impedances 212 .
- the respective signals 208 , 210 enjoy a first electrical state at substantially 0 volts (i.e., when the respective fusible link 202 , 204 is in the unfused, shorted, first physical state) and a second electrical state at a substantially higher potential (i.e., when the respective fusible links 202 , 204 are in the fused, opened, second physical state).
- each of the bit logic circuits 104 A, 104 B, 104 C, . . . 104 n are preferably operable to produce one bit of the ID number based on the respective signals issuing from each of the groups of physical bit elements 102 (i.e., based on the signals produced, at least in part, by the physical bit elements within each group).
- each of the groups of physical bit elements 102 represents a valid logic low (0) level for the corresponding bit of the ID number.
- the respective combinations that represent the valid logic high (1) level and the valid logic low (0) level preferably require that one of the two physical bit elements 202 , 204 is in the second physical state and the other of the two physical bit elements 202 , 204 is in the first physical state.
- each group of physical bit elements may preferably include two physical bit elements, such as fusible links 202 , 204 illustrated in FIG. 2 . It is understood, however, that any number of physical bit elements, greater than one, may be employed without departing from the sprit and scope of the invention.
- the valid combination representing a valid logic high (1) level preferably requires that one of the two physical bit elements 202 , 204 is in the first physical state and the other of the two physical bit elements 202 , 204 is in the second physical state.
- the resulting combination of the electrical states of the respective signals 208 , 210 (i.e., 1,0) represents a valid logic high (1) value for the corresponding bit of the ID number.
- the resulting combination of the electrical states of the respective signals 208 , 210 issuing therefrom (i.e., 0,1) preferably represents a valid logic low (0) level.
- any modification to the physical bit elements, e.g., elements 202 , 204 , of a given one of the groups of physical bit elements 102 , in an attempt to change from a valid combination of the electrical states of the signals (e.g., 208 , 210 ) to another combination results in an invalid combination.
- a valid combination of the electrical states of the signals e.g., 208 , 210
- it cannot thereafter be unfused i.e., placed in the first physical state
- any number of physical bit elements may be employed without departing from the scope of the invention; however, it will be appreciated from the description herein that the respective valid combinations of the electrical states of the signals preferably require that at least one of the physical bit elements of a given group 102 has been permanently modified to the second physical state (i.e., fused). Moreover, it is preferred that any modification to the physical bit elements of a given group 102 , in order to change from a valid combination of the electrical states of the corresponding signals to another combination, requires that at least one of the physical bit elements of the group 102 has to be permanently modified from the first physical state (e.g., unfused) to the second physical state (e.g., fused).
- the first physical state e.g., unfused
- each of the bit logic circuits 104 is preferably further operable to produce a validity signal indicative of whether the corresponding bit of the ID number is valid, and based on the signals issuing from the corresponding group of physical bit elements 102 .
- a validity signal indicative of whether the corresponding bit of the ID number is valid, and based on the signals issuing from the corresponding group of physical bit elements 102 .
- the particular circuit implementation in order to achieve this feature of the invention may take on many different forms depending on available space, manufacturing costs, the number of physical bit elements employed, etc.
- a relatively elegant circuit implementation may be employed to produce the validity signal INV 0 for the corresponding bit ID 0 of the ID number.
- an AND gate 220 may be employed to receive the respective signals 208 , 210 issuing from the group of physical bit elements 102 A in order to produce the validity signal INV 0 .
- the state of the validity signal INV 0 will be a logic low (0) whenever at least one of the physical bit elements 202 , 204 remains in the first physical state (e.g., unfused), indicating the potential for a valid combination.
- the state of the validity signal INV 0 transitions to a logic high (1) state when both of the physical bit elements 202 , 204 are in the second physical state (e.g., fused).
- the validity signal INV 0 would be at a logic low (0) level indicating a potentially valid combination when both of the physical bit elements 202 , 204 are in the first physical state (unfused), which is preferably not a valid combination.
- This discrepancy can be resolved in any number of ways, for example, utilizing an XOR gate in place of the AND gate 220 to produce the validity signal INV 0 , and defining a logic high (1) level to indicate a valid combination. It is preferred, however, that an additional signal is produced by each of the bit logic circuits 104 which, among other things, addresses this discrepancy.
- Each of the bit logic circuits 104 is preferably further operable to produce a program signal, NPR 0 , NPR 1 , NPR 2 . . . NPRn, indicative of whether any of the physical bit elements of the corresponding group 102 have been modified.
- the program signal NPRi preferably indicates that the physical bit elements of the corresponding group 102 have not been modified when all of the physical bit elements of that group 102 are in the first physical state (e.g., unfused).
- the program signal NPRi preferably indicates that no modification has taken place (i.e., no programming has been achieved) when the one or more physical bit elements that should be in the second physical state are in the first physical state.
- a valid combination of the physical states of the physical bit elements 202 , 204 requires that one of the elements is in the second physical state (e.g., fused).
- the program signal NPR 0 preferably indicates that no modification and, therefore, no valid combination exists. This, among other things, resolves the discrepancy with the validity signal INV 0 under these circumstances.
- the program signal NPR 0 may be produced utilizing two inverters 214 , 216 , and an AND gate 218 .
- the program signal NPR 0 would have a logic high (1) when neither of the physical bit elements 202 , 204 have been modified from the first physical state (unfused) to the second physical state (e.g., fused).
- the program signal NPR 0 would have a logic low (0) level when either one of the physical bit elements 202 , 204 have been programmed.
- the apparatus 100 preferably further includes an ID logic circuit 106 that is operable to receive one or more of the validity signals INV 0 , INV 1 , INV 2 . . . INVn from the bit logic circuits 104 and produce an overall validity signal INV indicative of whether any of the bits of the ID number are invalid.
- the overall validity signal INV is further indicative of whether none of the bits of the ID number are invalid (i.e., whether the ID number as whole is valid).
- the overall validity signal INV may be produced by employing one or more OR gates receiving the respective validity signals INV 0 , INV 1 , INV 2 . . . INVn.
- the overall validity signal INV will have a logic high (1) level when at least one of the bits of the ID number ID 0 , ID 1 , ID 2 , . . . IDn is invalid, and will have a logic low (0) level when all of the bits of the ID number are valid.
- the ID logic circuit 106 is preferably further operable to receive one or more of the program signals NPRi from the bit logic circuits 104 and produce an overall program signal NPR indicative of at least whether at least one of the physical bit elements of each of the groups 102 have been modified.
- the overall program signal NPR is preferably also indicative of whether any of the physical bit elements of any of the groups 102 have been modified.
- the overall program signal NPR may be produced utilizing one or more AND gates to take the logic AND of all of the respective program signals NPR 0 , NPR 1 , NPR 2 . . . NPRn.
- the overall program signal NPR will have a logic high (1) level when none of the respective physical bit elements of the groups 102 have been modified. Further, the overall program signal NPR will have a logic low (0) level when at least one of the respective physical bit elements of the groups have been modified.
- the overall program signal NPR may be utilized to automatically determine whether an ID number has been programmed or not.
- the methods and apparatus for producing the ID number described hereinabove may be achieved utilizing suitable hardware, such as that shown in the drawings. It is noted that such hardware may be implemented utilizing any of the known technologies, such as standard digital circuits, analog circuitry, any of the known processors that are operable to execute software and/or firmware programs, one or more programmable digital devices or systems, such as programmable read only memories (PROMs), programmable array logic devices (PALs), any combination of the above, etc.
- PROMs programmable read only memories
- PALs programmable array logic devices
- the methods and apparatus of the present invention enable determinations of whether an electronic ID number is valid and whether the ID number has been modified in an unauthorized manner.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Storage Device Security (AREA)
- Read Only Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (26)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/245,946 US7269745B2 (en) | 2002-06-06 | 2002-09-18 | Methods and apparatus for composing an identification number |
JP2004511957A JP2005533300A (en) | 2002-06-06 | 2003-04-25 | Method and apparatus for constructing an identification number |
AU2003222460A AU2003222460A1 (en) | 2002-06-06 | 2003-04-25 | Methods and apparatus for composing an identification number |
EP03717728A EP1509826A2 (en) | 2002-06-06 | 2003-04-25 | Methods and apparatus for composing an identification number |
PCT/JP2003/005296 WO2003104949A2 (en) | 2002-06-06 | 2003-04-25 | Methods and apparatus for composing an identification number |
TW092114286A TWI244300B (en) | 2002-06-06 | 2003-05-27 | Methods and apparatus for composing an identification number |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38684902P | 2002-06-06 | 2002-06-06 | |
US10/245,946 US7269745B2 (en) | 2002-06-06 | 2002-09-18 | Methods and apparatus for composing an identification number |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030229800A1 US20030229800A1 (en) | 2003-12-11 |
US7269745B2 true US7269745B2 (en) | 2007-09-11 |
Family
ID=29714875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/245,946 Active 2025-05-21 US7269745B2 (en) | 2002-06-06 | 2002-09-18 | Methods and apparatus for composing an identification number |
Country Status (6)
Country | Link |
---|---|
US (1) | US7269745B2 (en) |
EP (1) | EP1509826A2 (en) |
JP (1) | JP2005533300A (en) |
AU (1) | AU2003222460A1 (en) |
TW (1) | TWI244300B (en) |
WO (1) | WO2003104949A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8984249B2 (en) * | 2006-12-20 | 2015-03-17 | Novachips Canada Inc. | ID generation apparatus and method for serially interconnected devices |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4559637A (en) * | 1983-09-12 | 1985-12-17 | Weber Harold J | Tamper proof digital value accumulator and display method and apparatus |
US4751498A (en) * | 1986-03-11 | 1988-06-14 | Tracer Electronics, Inc. | Single-wire loop alarm system |
US5271016A (en) * | 1990-12-24 | 1993-12-14 | Eastman Kodak Company | Shift-correcting code system with efficient symbol-to-channel bit transformation |
US5452355A (en) | 1994-02-02 | 1995-09-19 | Vlsi Technology, Inc. | Tamper protection cell |
US5612631A (en) * | 1985-03-29 | 1997-03-18 | Advanced Micro Devices, Inc. | An I/O macrocell for a programmable logic device |
US5873112A (en) * | 1996-02-23 | 1999-02-16 | Micron Technology, Inc. | System and method for encoding data to reduce power and time required to write the encoded data to a flash memory |
US6265963B1 (en) * | 1996-12-19 | 2001-07-24 | Micron Technology, Inc. | Methods of processing wireless communication, methods of processing radio frequency communication, and related systems |
US20020053943A1 (en) * | 1997-08-12 | 2002-05-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device capable of externally monitoring internal voltage |
-
2002
- 2002-09-18 US US10/245,946 patent/US7269745B2/en active Active
-
2003
- 2003-04-25 EP EP03717728A patent/EP1509826A2/en not_active Ceased
- 2003-04-25 AU AU2003222460A patent/AU2003222460A1/en not_active Abandoned
- 2003-04-25 JP JP2004511957A patent/JP2005533300A/en active Pending
- 2003-04-25 WO PCT/JP2003/005296 patent/WO2003104949A2/en not_active Application Discontinuation
- 2003-05-27 TW TW092114286A patent/TWI244300B/en not_active IP Right Cessation
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4559637A (en) * | 1983-09-12 | 1985-12-17 | Weber Harold J | Tamper proof digital value accumulator and display method and apparatus |
US5612631A (en) * | 1985-03-29 | 1997-03-18 | Advanced Micro Devices, Inc. | An I/O macrocell for a programmable logic device |
US4751498A (en) * | 1986-03-11 | 1988-06-14 | Tracer Electronics, Inc. | Single-wire loop alarm system |
US5271016A (en) * | 1990-12-24 | 1993-12-14 | Eastman Kodak Company | Shift-correcting code system with efficient symbol-to-channel bit transformation |
US5452355A (en) | 1994-02-02 | 1995-09-19 | Vlsi Technology, Inc. | Tamper protection cell |
US5873112A (en) * | 1996-02-23 | 1999-02-16 | Micron Technology, Inc. | System and method for encoding data to reduce power and time required to write the encoded data to a flash memory |
US6265963B1 (en) * | 1996-12-19 | 2001-07-24 | Micron Technology, Inc. | Methods of processing wireless communication, methods of processing radio frequency communication, and related systems |
US20020053943A1 (en) * | 1997-08-12 | 2002-05-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device capable of externally monitoring internal voltage |
Non-Patent Citations (1)
Title |
---|
Fletcher, William I., "An Engineering Approach to Digital Design", 1980, pp. 251-254, Prentice Hall International. |
Also Published As
Publication number | Publication date |
---|---|
US20030229800A1 (en) | 2003-12-11 |
WO2003104949A3 (en) | 2004-04-29 |
EP1509826A2 (en) | 2005-03-02 |
TWI244300B (en) | 2005-11-21 |
AU2003222460A1 (en) | 2003-12-22 |
TW200308164A (en) | 2003-12-16 |
WO2003104949A2 (en) | 2003-12-18 |
JP2005533300A (en) | 2005-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10785022B2 (en) | Network without abuse of a private key | |
US20190123917A1 (en) | Apparatus and method for processing authentication information | |
US10235540B2 (en) | Apparatus and method for generating identification key | |
US5206905A (en) | Password protected device using incorrect passwords as seed values for pseudo-random number generator for outputting random data to thwart unauthorized accesses | |
US7395425B2 (en) | Data protection system that protects data by encrypting the data | |
CN101488856B (en) | System and method for digital signatures and authentication | |
US10341122B2 (en) | Electronic appliance and network of the same | |
US4120030A (en) | Computer software security system | |
US5452355A (en) | Tamper protection cell | |
US4736419A (en) | Electronic lock system | |
CN106685909B (en) | Network unit of electronic device, network of electronic device and method for using chip authentication device | |
JPH0378054A (en) | Write-once-read-once type token and security system and device using the same | |
Martiri et al. | Biometric template protection based on Bloom filters and honey templates | |
US7269745B2 (en) | Methods and apparatus for composing an identification number | |
Liu et al. | A Novel Physical Unclonable Function Based on Silver Nanowire Networks | |
Ebenezer et al. | Unauthentic IC Countermeasures for Future Integrity of the Semiconductor Supply Chain | |
KR101673163B1 (en) | Physically unclonable function circuit using the dual rail delay logic | |
JPH103430A (en) | Ic card and password processing program execution method | |
Quadir | Anti-Reverse Engineering Techniques for Integrated Circuits and Electronics Hardware | |
DEVI et al. | DETECTING KEY RECOVERY ATTACKS USING ABNORMALITY RECOGNITION SCHEME AND PROXY SIGNATURE SCHEME | |
FR2818845A1 (en) | INTEGRATED CIRCUIT COMPRISING A INTERFERENCE CIRCUIT OF DATA RECORDED IN A VOLATILE MEMORY AREA | |
MXPA00011118A (en) | A method and system for providing copy-protection on a storage medium and storage medium for use in such a system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY COMPUTER ENTERTAINMENT AMERICA INC., CALIFORN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGOSHI, HIDETAKA;REEL/FRAME:013313/0302 Effective date: 20020912 |
|
AS | Assignment |
Owner name: SONY COMPUTER ENTERTAINMENT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY COMPUTER ENTERTAINMENT AMERICA INC.;REEL/FRAME:013874/0229 Effective date: 20030305 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SONY NETWORK ENTERTAINMENT PLATFORM INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:SONY COMPUTER ENTERTAINMENT INC.;REEL/FRAME:027445/0239 Effective date: 20100401 |
|
AS | Assignment |
Owner name: SONY COMPUTER ENTERTAINMENT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY NETWORK ENTERTAINMENT PLATFORM INC.;REEL/FRAME:027551/0154 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DROPBOX INC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY ENTERTAINNMENT INC;REEL/FRAME:035532/0507 Effective date: 20140401 |
|
AS | Assignment |
Owner name: SONY INTERACTIVE ENTERTAINMENT INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:SONY COMPUTER ENTERTAINMENT INC.;REEL/FRAME:039239/0356 Effective date: 20160401 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, NE Free format text: SECURITY INTEREST;ASSIGNOR:DROPBOX, INC.;REEL/FRAME:042254/0001 Effective date: 20170403 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:DROPBOX, INC.;REEL/FRAME:042254/0001 Effective date: 20170403 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:DROPBOX, INC.;REEL/FRAME:055670/0219 Effective date: 20210305 |