US7184283B2 - Switching frequency jitter having output ripple cancel for power supplies - Google Patents

Switching frequency jitter having output ripple cancel for power supplies Download PDF

Info

Publication number
US7184283B2
US7184283B2 US10914820 US91482004A US7184283B2 US 7184283 B2 US7184283 B2 US 7184283B2 US 10914820 US10914820 US 10914820 US 91482004 A US91482004 A US 91482004A US 7184283 B2 US7184283 B2 US 7184283B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
current
switching
signal
connected
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10914820
Other versions
US20060031689A1 (en )
Inventor
Ta-Yung Yang
Guo-Kiang Hung
Song-Yi Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Systems General Corp
Semiconductor Components Industries LLC
Original Assignee
Fairchild (Taiwan) Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof

Abstract

A switching frequency jitter having output ripple cancel includes a pattern generator generating a pattern code in response to a clock signal. An oscillator generates an oscillation signal for determining a switching frequency of a switching signal in response to the variation of the pattern code. An attenuator is connected to a voltage feedback loop for attenuating a feedback signal. The feedback signal is utilized to control the pulse width of the switching signal. A programmable resistor is connected to the attenuator for programming an attenuation rate of the attenuator in response to the pattern code. The attenuation rate is increased whenever the switching frequency increases. The pulse width of the switching signal is thus reduced, which compensates the decrease of the switching period and keeps the output power and the output voltage of the power supply constant.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a power supply, and more specifically relates to a control method of a switching mode power supply.

2. Description of Related Art

Power supplies have been used to convert an unregulated power source to a regulated voltage or current. FIG. 1 shows a traditional power supply. The power supply comprises a PWM controller 10 for generating a switching signal VPWM. The switching signal VPWM is used for switching a transformer 11 via a transistor 20. The duty cycle of the switching signal VPWM determines the power delivered from an input of a power source to an output of the power supply. Although the switching technology can reduce the size of the power supply, switching devices generate electric and magnetic interference (EMI) that interferes the power source. An EMI filter 15 equipped at an input of the power supply is utilized to reduce the EMI. However, the EMI filter 15 causes power consumption and increases the cost and the size of the power supply. In recent development, many prior arts have been proposed to reduce the EMI using frequency jitter. For example, “Effects of Switching Frequency Modulation on EMI Performance of a Converter Using Spread Spectrum Approach” by M. Rahkala, T. Suntio, K. Kalliomaki, APEC 2002 (Applied Power Electronics Conference and Exposition, 2002), 17-Annual, IEEE, Volume 1, 10–14, Mar., 2002, Pages: 93–99; “Offline Converter with Integrated Softstart and Frequency Jitter” by Balu Balakirshnan, Alex Djenguerian, U.S. Pat. No. 6,229,366, May 8, 2001; and “Frequency Jittering Control for Varying the Switching Frequency of a Power Supply” by Balu Balakirshnan, Alex Djenguerian, U.S. Pat. No. 6,249,876, Jun. 19, 2001. However, the disadvantage of these prior arts is that the frequency jitter generates an undesirable ripple signal at the output of the power supply. The undesirable ripple signal generated by the frequency jitter could be realized as following description. An output power PO of the power supply is the product of an output voltage VO and an output current IO, which is given by,
P O =Vo×Io=η×P IN . . .   (1)

An input power PIN of the transformer 11 and a switching current IP can be respectively expressed by,

P IN = 1 2 × T × L P × I P 2 I P = V IN L P × T ON
Where η is the efficiency of the transformer 11; VIN is an input voltage of the transformer 11; LP is the primary inductance of the transformer 11; T is a switching period of the switching signal VPWM; TON is an on-time of the switching signal VPWM.
The equation (1) can be rewritten as,

P O = η × V IN 2 × T ON 2 2 × L P × T ( 2 )

The switching period T varies in response to the frequency jitter. As shown in equation (2), the output power PO varies whenever the switching period T varies. And therefore the undesirable ripple signal will be generated as the output power PO varies.

An object of the present invention is to provide a frequency jitter to reduce the EMI for a power supply, in which the frequency jitter of the present invention will not generate the undesirable ripple signal at the output of the power supply.

SUMMARY OF THE INVENTION

A switching frequency jitter having output ripple cancel for power supplies according to the present invention includes a clock generator for generating a clock signal. A pattern generator generates a pattern code in response to the clock signal. An oscillator produces an oscillation signal to determine a switching frequency of a switching signal in response to the pattern code. An attenuator is connected to a voltage feedback loop for attenuating a feedback signal, in which the feedback signal is utilized to control the pulse width of the switching signal and to control the output power of the power supply. A programmable resistor is connected to the attenuator for programming an attenuation rate of the attenuator in response to the pattern code. The attenuation rate is increased whenever the switching frequency increases. The pulse width of the switching signal is thus reduced, which compensates the decrease of the switching period and keeps the output power and output voltage constant.

It is to be understood that both the foregoing general descriptions and the following detailed descriptions are exemplary, and are intended to provide further explanation of the invention as claimed. Still further objects and advantages will become apparent from a consideration of the ensuing description and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

FIG. 1 shows a traditional power supply having an EMI filter.

FIG. 2 shows an embodiment of a frequency jitter having output ripple cancel according to the present invention.

FIG. 3 shows an embodiment of an oscillator according to the present invention.

FIG. 4 shows an embodiment of a pattern generator according to the present invention.

FIG. 5 shows a PWM control circuit.

DESCRIPTION OF THE EMBODIMENTS

FIG. 1 shows a traditional power supply having an EMI filter. A PWM controller 10 modulates the pulse width of a switching signal VPWM in response to a feedback signal VFB. The feedback signal VFB is obtained from an opto-coupler 85. An operational amplifier 80 and a reference voltage VREF form an error amplifier to drive the opto-coupler 85. Resistors 72, 73 and the error amplifier form a voltage feedback loop to regulate an output voltage VO of the power supply. A switching current IP of a transformer 11 is converted into a switching-current signal VS through a sense resistor 30. The switching-current signal VS is provided to the PWM controller 10 for the pulse width modulation of the switching signal VPWM.

FIG. 2 is a preferred embodiment of a switching frequency jitter having output ripple cancel according to the present invention. A clock generator 400 generates a clock signal CK for determining a jitter frequency. A pattern generator 300 is utilized to generate a pattern code [Mn . . . M1] in response to the clock signal CK. An oscillator 200 is used for determining the switching frequency of the switching signal VPWM in response to the pattern code [Mn . . . M1]. A resistor RA and a resistor RB develop an attenuator 500. The resistor RA is coupled to the voltage feedback loop for attenuating the feedback signal VFB. A first terminal of the resistor RA is supplied with the feedback signal VFB. The feedback signal VFB is utilized to control the pulse width of the switching signal VPWM via a PWM control circuit 600. Therefore the output power of the power supply can be controlled. A second terminal of the resistor RA is connected to a first terminal of the resistor RB. A second terminal of the resistor RB is connected to a ground reference level. A voltage VB outputted from an output of the attenuator 500 is obtained across the resistor RB. A programmable resistor 100 is connected to the output of the attenuator 500 for programming an attenuation rate of the attenuator 500 in response to the pattern code [Mn . . . M1]. The attenuation rate is increased whenever the switching frequency increases. The pulse width of the switching signal VPWM is therefore reduced, which compensates the decrease of the switching period and keeps the output power and the output voltage of the power supply constant.

The programmable resistor 100 comprises switching-resistor sets connected in parallel, in which the switching-resistor sets are formed by resistors R1, R2, . . . ,Rn and switches S1,S2, . . . Sn. The switch S1 and the resistor R1 are connected in series. The switch S2 and the resistor R2 are connected in series. The switch Sn and the resistor Rn are connected in series. The pattern code [Mn . . . M1] controls switches S1,S2, . . . Sn.

FIG. 3 shows an embodiment of the oscillator 200 according to the present invention. Programmable charge-current sources comprise current sources I11, I12 . . . Im and switches S11, S12 . . . Sm, in which the current source I11 and the switch S11 connected in series form a first programmable charge-current source. The current source I12 and the switch S12 connected in series form a second programmable charge-current source. The current source Im and the switch Sm connected in series form a number-m programmable charge-current source. Programmable charge-current sources are connected to each other in parallel. The pattern code [Mn . . . M1] controls switches S11, S12, . . . Sm. A current source I10 is connected in parallel with programmable charge-current sources, in which a first terminal of the current source I10 is supplied with a supply voltage VCC. The current source I10 and programmable charge-current sources produce a charge current ICHG.

Programmable discharge-current sources comprise current sources I21, I22 . . . , Ik and switches S21, S22 . . . Sk, in which the current source I21 and the switch S21 connected in series form a first programmable discharge-current source. The current source I22 and the switch S22 connected in series form a second programmable discharge-current source. The current source Ik and the switch Sk connected in series form a number-k programmable discharge-current source. The programmable discharge-current sources are connected to each other in parallel. The pattern code [Mn . . . M1] controls the switches S21, S22, . . . Sk. A current source I20 is connected in parallel with programmable discharge-current sources, in which a second terminal of the current source I20 is connected to the ground reference level. The current source I20 and programmable charge-current sources produce a discharge current IDCHG.

A charge switch S31 is connected between a second terminal of the current source I10 and a capacitor C. A discharge switch S41 is connected between the capacitor C and a first terminal of the current source I20. A comparator 210 has a positive input supplied with a threshold voltage VH. A negative input of the comparator 210 is connected to the capacitor C. A comparator 220 has a negative input supplied with a threshold voltage VL. The threshold voltage VH is higher than the threshold voltage VL. A positive input of the comparator 220 is connected to the capacitor C. A NAND gate 230 outputs an oscillation signal PLS to turn on/off the discharge switch S41. A first input of the NAND gate 230 is driven by an output of the comparator 210. A NAND gate 240 has an output to turn on/off the charge switch S31. Two inputs of the NAND gate 240 are respectively connected to the output of the NAND gate 230 and an output of the comparator 220. The output of the NAND gate 240 is further connected to a second input of the NAND gate 230.

FIG. 4 shows an embodiment of the pattern generator 300 according to the present invention. A timer 310 generates a binary code [bn . . . b0] in response to the clock signal CK. A read-only-memory 320 generate the pattern code [Mn . . . M1] in response to the binary code [bn . . . b0]. The address inputs of the read-only memory 320 are driven by the output of the timer 310.

As shown in FIG. 5, the PWM control circuit 600 comprises a comparator 610, a D flip-flop 620 and an AND gate 630. The comparator 610 is used to reset the D flip-flop 620. The voltage VB outputted from the attenuator 500 supplies a positive input of the comparator 610. The switching-current signal VS supplies a negative input of the comparator 610 A D input of the D flip-flop 620 is pulled high by the supply voltage VCC. A clock input of the D flip-flop 620 is supplied with the oscillation signal PLS. A first input of the AND gate 630 is also supplied with the oscillation signal PLS. A second input of the AND a gate 630 is connected to an output of the D flip-flop 620. An output of the AND gate 630 generates the switching signal VPWM.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (4)

1. A switching frequency jitter having output ripple cancel, comprising:
a clock generator, for generating a clock signal;
a pattern generator, for generating a pattern code in response to said clock signal;
an oscillator, for generating an oscillation signal to determine a switching frequency of a switching signal in response to said pattern code;
an attenuator, connected to a voltage feedback loop for attenuating a feedback signal, wherein said feedback signal is utilized to control a pulse width of said switching signal and to control an output power and an output voltage of a power supply; and
a programmable resistor, connected to said attenuator for programming an attenuation rate of said attenuator in response to said pattern code.
2. The switching frequency jitter having output ripple cancel of claim 1, wherein said programmable resistor comprises:
switching-resistor sets, connected to each other in parallel, wherein said switching-resistor sets are formed by connecting attenuator switches and attenuator resistors in series respectively, wherein said attenuator switches are controlled by said pattern code.
3. The switching frequency jitter having output ripple cancel of claim 1, wherein said oscillator comprises:
programmable charge-current sources, connected to each other in parallel, wherein said programmable charge-current source is formed by a charge current source and a charge switch connected in series, wherein said charge switches are controlled by said pattern code;
a first charge-current source, connected in parallel with said programmable charge-current sources, wherein a first terminal of said first charge-current source is supplied with a supply voltage, wherein said first charge-current source and said programmable charge-current sources produce a charge current;
programmable discharge-current sources, connected to each other in parallel, wherein said programmable discharge-current source is formed by a discharge current source and a discharge switch connected in series, wherein said discharge switches are controlled by said pattern code;
a first discharge-current source, connected in parallel with said programmable discharge-current sources, wherein a second terminal of said first discharge-current source is connected to a ground reference level, wherein said first discharge-current source and said programmable discharge-current sources produce a discharge current;
an osc capacitor;
an osc-charge switch, connected between a second terminal of said first charge-current source and said osc capacitor;
an osc-discharge switch, connected between a first terminal of said first discharge-current source and said osc capacitor;
a first comparator, wherein a positive input of said first comparator is supplied with a first osc-threshold voltage and a negative input of said first comparator is connected to said osc capacitor;
a second comparator, wherein a negative input of said second comparator is supplied with a second osc-threshold voltage and a positive input of said second comparator is connected to said osc capacitor, and wherein said first osc-threshold voltage is higher than said second osc-threshold voltage;
a first NAND gate, for generating said oscillation signal, wherein a first input of said first NAND gate is driven by an output of said first comparator, wherein an output of said first NAND gate is connected to a control terminal of said osc-discharge switch to turn on/off said osc-discharge switch; and
a second NAND gate, for turning on/off said osc-charge switch, wherein two inputs of said second NAND gate are respectively connected to said output of said first NAND gate and an output of said second comparator; wherein an output of said second NAND gate is connected to a second input of said first NAND gate and a control terminal of said osc-charge switch.
4. The switching frequency jitter having output ripple cancel of claim 1, wherein said pattern generator comprises:
a timer, for generating a binary code in response to said clock signal;
a read-only-memory, for generating said pattern code in response to said binary code, wherein address inputs of said read-only-memory are connected to an output of said timer; and wherein data outputs of said read-only-memory output said pattern code.
US10914820 2004-08-09 2004-08-09 Switching frequency jitter having output ripple cancel for power supplies Active 2025-04-07 US7184283B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10914820 US7184283B2 (en) 2004-08-09 2004-08-09 Switching frequency jitter having output ripple cancel for power supplies

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10914820 US7184283B2 (en) 2004-08-09 2004-08-09 Switching frequency jitter having output ripple cancel for power supplies

Publications (2)

Publication Number Publication Date
US20060031689A1 true US20060031689A1 (en) 2006-02-09
US7184283B2 true US7184283B2 (en) 2007-02-27

Family

ID=35758884

Family Applications (1)

Application Number Title Priority Date Filing Date
US10914820 Active 2025-04-07 US7184283B2 (en) 2004-08-09 2004-08-09 Switching frequency jitter having output ripple cancel for power supplies

Country Status (1)

Country Link
US (1) US7184283B2 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080224782A1 (en) * 2007-03-14 2008-09-18 Richtek Technology Corporation Frequency jittering control circuit and method for using the same
US20080279324A1 (en) * 2007-05-11 2008-11-13 Tzu-Chen Lin Frequency jittering control for varying the switching frequency of a power supply
US20090115391A1 (en) * 2007-11-06 2009-05-07 Richtek Technology Corporation Load-Dependent Frequency Jittering Circuit and Load-Dependent Frequency Jittering Method
US20090302911A1 (en) * 2008-06-06 2009-12-10 Niko Semiconductor Co., Ltd. Frequency jitter generator and pwm controller
US20110199142A1 (en) * 2010-02-18 2011-08-18 Telefonaktiebolaget Lm Ericsson (Publ) Double clipped rf clock generation with spurious tone cancellation
CN102437748A (en) * 2010-09-29 2012-05-02 通嘉科技股份有限公司 Power supplier and method for restraining output voltage fluctuation of same
CN102457187A (en) * 2010-10-26 2012-05-16 台达电子工业股份有限公司 Electric current detection device and method thereof as well as electric current detection signal comparing unit and method thereof
US20120194227A1 (en) * 2011-02-01 2012-08-02 Richpower Microelectronics Corporation Jittering frequency control circuit and method for a switching mode power supply
US20120194162A1 (en) * 2011-02-01 2012-08-02 Richpower Microelectronics Corporation Pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply
US20130182469A1 (en) * 2012-01-16 2013-07-18 System General Corporation Electro-magnetic interference reduction circuit for power converters and method for the same
US20140126249A1 (en) * 2012-11-02 2014-05-08 Power Integrations, Inc. Switched averaging error amplifier
US8829875B2 (en) 2009-11-10 2014-09-09 Power Integrations, Inc. Controller compensation for frequency jitter
US20140301118A1 (en) * 2013-04-03 2014-10-09 Fuji Electric Co., Ltd. Switching power supply device
CN105226953A (en) * 2015-09-23 2016-01-06 成都芯源系统有限公司 Jitter frequency control circuit and control method therefor

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4621050B2 (en) * 2005-03-28 2011-01-26 株式会社アドバンテスト The clock transferring apparatus, and a test apparatus
US9059773B2 (en) * 2009-10-11 2015-06-16 SiTune Corporation Radio frequency tuner
EP2617131A1 (en) 2010-09-13 2013-07-24 Nxp B.V. A method of controlling a switched mode power supply and controller therefor
US9036377B2 (en) * 2011-05-27 2015-05-19 Leadtrend Technology Corp. Control circuit of a switched-mode power converter and method thereof
US20140001992A1 (en) * 2012-06-28 2014-01-02 System General Corporation Control Circuit with Frequency Hopping for Permanent Magnet Motor Control
US20170148513A1 (en) * 2014-04-26 2017-05-25 Hewlett Packard Enterprise Development Lp Switched memristor analog tuning

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654770A (en) * 1983-12-22 1987-03-31 General Electric Company Current-limit circuit in X-ray generator
US5590033A (en) * 1988-09-02 1996-12-31 Yamaha Corporation Power source apparatus
US20040092242A1 (en) * 2002-11-08 2004-05-13 Takefumi Endo Semiconductor integrated circuit including oscillator and semiconductor integrated circuit for communication

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654770A (en) * 1983-12-22 1987-03-31 General Electric Company Current-limit circuit in X-ray generator
US5590033A (en) * 1988-09-02 1996-12-31 Yamaha Corporation Power source apparatus
US20040092242A1 (en) * 2002-11-08 2004-05-13 Takefumi Endo Semiconductor integrated circuit including oscillator and semiconductor integrated circuit for communication

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080224782A1 (en) * 2007-03-14 2008-09-18 Richtek Technology Corporation Frequency jittering control circuit and method for using the same
US7570121B2 (en) * 2007-03-14 2009-08-04 Richtek Technology Corporation Frequency jittering control circuit and method for using the same
US20080279324A1 (en) * 2007-05-11 2008-11-13 Tzu-Chen Lin Frequency jittering control for varying the switching frequency of a power supply
US7701305B2 (en) * 2007-05-11 2010-04-20 Richtek Technology Corp. Frequency jittering control for varying the switching frequency of a power supply
US20090115391A1 (en) * 2007-11-06 2009-05-07 Richtek Technology Corporation Load-Dependent Frequency Jittering Circuit and Load-Dependent Frequency Jittering Method
US7728571B2 (en) * 2007-11-06 2010-06-01 Richtek Technology Corporation, R.O.C. Load-dependent frequency jittering circuit and load-dependent frequency jittering method
US20090302911A1 (en) * 2008-06-06 2009-12-10 Niko Semiconductor Co., Ltd. Frequency jitter generator and pwm controller
US7855586B2 (en) * 2008-06-06 2010-12-21 Niko Semiconductor Co., Ltd. Frequency jitter generator and PWM controller
US8829875B2 (en) 2009-11-10 2014-09-09 Power Integrations, Inc. Controller compensation for frequency jitter
US8489040B2 (en) * 2010-02-18 2013-07-16 Telefonaktiebolaget L M Ericsson (Publ) Double clipped RF clock generation with spurious tone cancellation
US20110199142A1 (en) * 2010-02-18 2011-08-18 Telefonaktiebolaget Lm Ericsson (Publ) Double clipped rf clock generation with spurious tone cancellation
CN102437748A (en) * 2010-09-29 2012-05-02 通嘉科技股份有限公司 Power supplier and method for restraining output voltage fluctuation of same
CN102457187A (en) * 2010-10-26 2012-05-16 台达电子工业股份有限公司 Electric current detection device and method thereof as well as electric current detection signal comparing unit and method thereof
CN102457187B (en) * 2010-10-26 2015-04-15 台达电子工业股份有限公司 Electric current detection device and method thereof as well as electric current detection signal comparing unit and method thereof
US20120194227A1 (en) * 2011-02-01 2012-08-02 Richpower Microelectronics Corporation Jittering frequency control circuit and method for a switching mode power supply
US9178414B2 (en) * 2011-02-01 2015-11-03 Richpower Microelectronics Corporation Jittering frequency control circuit and method for a switching mode power supply
US8582324B2 (en) * 2011-02-01 2013-11-12 Richpower Microelectronics Corporation Pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply
US20120194162A1 (en) * 2011-02-01 2012-08-02 Richpower Microelectronics Corporation Pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply
US20130182469A1 (en) * 2012-01-16 2013-07-18 System General Corporation Electro-magnetic interference reduction circuit for power converters and method for the same
US20140126249A1 (en) * 2012-11-02 2014-05-08 Power Integrations, Inc. Switched averaging error amplifier
US9164133B2 (en) * 2012-11-02 2015-10-20 Power Integrations, Inc. Switched averaging error amplifier
US20140301118A1 (en) * 2013-04-03 2014-10-09 Fuji Electric Co., Ltd. Switching power supply device
US9240713B2 (en) * 2013-04-03 2016-01-19 Fuji Electric Co., Ltd. Switching power supply device
CN105226953A (en) * 2015-09-23 2016-01-06 成都芯源系统有限公司 Jitter frequency control circuit and control method therefor
CN105226953B (en) * 2015-09-23 2018-02-02 成都芯源系统有限公司 Shaking frequency control circuit and control method

Also Published As

Publication number Publication date Type
US20060031689A1 (en) 2006-02-09 application

Similar Documents

Publication Publication Date Title
US7362592B2 (en) Switching control circuit for primary-side controlled power converters
US6304066B1 (en) Control circuit and method for maintaining high efficiency over broad current ranges in a switching regular circuit
US5440473A (en) AC-DC converter
US7701305B2 (en) Frequency jittering control for varying the switching frequency of a power supply
US5572112A (en) Power supply unit
US7778050B2 (en) Energy transfer device and energy transfer control semiconductor device
US6118675A (en) Method and apparatus for controlling power transfer in a flyback converter by modulating the power switch off time during transient conditions
US5818207A (en) Three-pin buck converter and four-pin power amplifier having closed loop output voltage control
US6215288B1 (en) Ultra-low power switching regulator method and apparatus
US6713995B2 (en) Voltage regulator with pulse width modulation in dual frequencies
US6204649B1 (en) PWM regulator with varying operating frequency for reduced EMI
US6249876B1 (en) Frequency jittering control for varying the switching frequency of a power supply
US6212079B1 (en) Method and apparatus for improving efficiency in a switching regulator at light loads
US5532577A (en) Method and apparatus for multiple output regulation in a step-down switching regulator
US7088598B2 (en) Power-mode control circuitry for power converters
US7382114B2 (en) PFM-PWM DC-DC converter providing DC offset correction to PWM error amplifier and equalizing regulated voltage conditions when transitioning between PFM and PWM modes
US7714546B2 (en) Step-up regulator with multiple power sources for the controller
US6480401B2 (en) Method and apparatus for reducing standby power in power supplies
US7054170B2 (en) Power-mode controlled power converter
US20070080672A1 (en) High efficiency buck converter for both full load and light load operations
US7518885B2 (en) Method and apparatus for a control circuit with multiple operation modes
US7411316B2 (en) Dual-input power converter and control methods thereof
US20060056210A1 (en) Switching power supply device and method for controlling switching power supply device
US7212415B2 (en) Resonance type switching power source
US7253596B2 (en) Power supply apparatus capable of supplying a stable converted voltage

Legal Events

Date Code Title Description
AS Assignment

Owner name: SYSTEMS GENERAL CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, TA-YUNG;HUNG, GUO-KIANG;LIN, SONG-YI;REEL/FRAME:015677/0704

Effective date: 20040708

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: FAIRCHILD (TAIWAN) CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:SYSTEM GENERAL CORPORATION;REEL/FRAME:042068/0929

Effective date: 20140620

AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION);REEL/FRAME:042328/0318

Effective date: 20161221