US7152027B2 - Reconfigurable test system - Google Patents
Reconfigurable test system Download PDFInfo
- Publication number
- US7152027B2 US7152027B2 US10034565 US3456501A US7152027B2 US 7152027 B2 US7152027 B2 US 7152027B2 US 10034565 US10034565 US 10034565 US 3456501 A US3456501 A US 3456501A US 7152027 B2 US7152027 B2 US 7152027B2
- Authority
- US
- Grant status
- Grant
- Patent type
- Prior art keywords
- hardware
- programmable
- diagram
- block
- configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
Abstract
Description
This application is a continuation of U.S. patent application Ser. No. 09/229,695, filed Jan. 13, 1999, entitled “Reconfigurable Test System” whose inventors are Arthur Ryan, Hugo Andrade and Brian Keith Odom which claims benefit of priority of provisional application Ser. No. 60/074,806 entitled “Dynamic Hardware and Software Reconfiguration for Telecommunication Testing” filed Feb. 17, 1998, whose inventors are Arthur Ryan and Hugo Andrade.
The present invention relates to the field of test and measurement, and in particular, to a test system which provides reconfigurable testing of a wide variety of test devices.
Product testing is in many ways essential to the successful development of new products and the refinement of existing products. The type of testing applied to a product is likely to evolve as the product itself matures from an initial prototype to a marketable system. For a product which is ready for mass production, it is quite typical for the product manufacturer to design dedicated test instruments for testing the product and/or its subsystems. A test instrument often includes dedicated hardware which is especially adapted for the target unit under test or UUT (i.e., the device which is to be tested) and/or for the specific series of test procedures to be applied to the target UUT. Such a test instrument is generally useless for testing devices apart from the target UUT (or set of UUTs) for which it was designed. Furthermore, a test instrument typically looses it utility when its target UUT is modified, or when the test procedures to be applied to the target UUT require alteration. The costs associated with redesigning the test instrument for the modified target UUT or for the updated test procedures contributes significantly to the overall cost of the product.
The telecommunication industry is a prime example of an industry which suffers from the rapid obsolescence of test systems. The telecommunication industry has expanded rapidly in response to improvements in device technologies and escalating public demand for telecommunication services. This expansion can be measured by the number of new telecommunication products/devices marketed each year. In order to test and validate a telecommunication device, manufacturers may rely on a test system which has been custom designed for the telecommunication device.
Consider the example of cellular phone technology. Cellular phones are quite typically designed with an RF transceiver card and a controller card which communicate with one another via a serial bus. One prior art solution for testing cellular phones involves the use of a specialized hardware test board. The hardware test board couples to a card which is to be tested, and emulates the complementary card. The hardware test board is typically connected to a host computer. A software program running on the host computer controls and monitors a test procedure which is implemented by the hardware test board. Because the hardware test board typically includes dedicated hardware adapted for communicating with the card under test, its utility may come to an end when the card under test is modified. The time required to redesign a hardware test board is a burden on the development cycle of new products, and contributes significantly to the end cost of these products.
Thus, there exists a substantial need for a test system with reconfigurable hardware which could rapidly and inexpensively adapt to changes in a target UUT, or changes in the test procedures to be applied to the target UUT. Similarly, there exists a significant need for a test system with reconfigurable hardware which could be rapidly and inexpensively modified to support any desired target UUT and any desired set of test procedures.
Another problem inherent in telecommunication testing is the proliferation of telecommunication protocols. Manufacturers of test systems attempt to provide support for any existing telecommunication protocols that are likely to be of interest to their customers. Because test systems quite often commit the details of protocol handling to dedicated hardware, test systems quickly become useless or obsolete when new protocols emerge. In addition, telecommunication companies utilize many internal communication standards which are proprietary. Such companies may be forced to design their own test system for testing products conforming to the internal standards. Thus, there is a profound need for a test system with reconfigurable hardware which may be rapidly configured to handle any desired communication protocol.
The problems outlined above are largely resolved by the reconfigurable test system and method of the present invention. The reconfigurable test system includes a host computer coupled to a reconfigurable test instrument (RTI). The RTI is configured for coupling to a unit under test through a communication medium. The RTI preferably includes a reconfigurable hardware module, a reconfigurable front end, and optionally an embedded processor with local memory. The reconfigurable hardware module preferably includes one or more reconfigurable or programmable hardware devices such as Field Programmable Gate Arrays (FPGAs). Thus, the reconfigurable hardware module may be programmed to realize any desired hardware architecture. The reconfigurable front end preferably includes programmable transceivers which may be programmed to interface with any desired types of signals using any desired line encoding scheme, voltage levels, etc. If an embedded processor is present on the RTI, an additional measure of programmability is afforded by appropriate selection of the embedded instruction code to be executed by the embedded processor.
Because of the combination of reconfigurable technologies incorporated in the RTI, the RTI may be programmed to operate with any desired type of UUT, any desired communication medium, any desired protocol(s) for signal exchange over the communication medium, and any desired test procedure, etc. Furthermore, these reconfigurable technologies also allow the RTI to be rapidly reprogrammed or updated in response to changes in the UUT, changes in the communication medium, changes in the protocol(s) used for signal exchange over the communication medium, changes in the desired test procedure, etc.
A user may specify a set of desired operational characteristics for the reconfigurable test system utilizing a software configuration utility running on the host computer. The software configuration utility presents the user with a variety of choices of operational features such as, for example: a desired number of communication channels to be programmed into the RTI for signal exchange with the UUT; a desired directionality (input/output) for each of the communication channels; telecommunication protocols to be used for each of the communication channels; a line encoding scheme for receiving or transmitting signals from/to the UUT on each communication channel; voltages levels to be used for multi-level signal reception or transmission on each of the channels; synchronous versus asynchronous transfer; etc. In response to the user selections, a component selector program selects a hardware architecture file from a hardware architecture library, a front-end configuration file from a front-end configuration library, a number of host driver modules from a host software library, and optionally one or more embedded software programs from an embedded code library. The libraries include files for any possible combination of user choices. The hardware architecture file is downloaded to the reconfigurable hardware module on the RTI. The front end configuration file is downloaded to the reconfigurable front end on the RTI. The host driver modules are registered with a host software driver. The one or more embedded software programs are downloaded to embedded memory for execution by a local processor on the RTI. The downloaded files and registered modules posits or configures the reconfigurable test system with the operational attributes selected by the user with the configuration utility. A software test application executing on the host computer controls and monitors the reconfigurable test system 100 by making calls to the software driver.
Alternatively, a user may create a graphical program in a graphical programming environment which allows the user to select, manipulate, and interconnect graphical icons. The graphical icons represent a variety of processing operations, functions, and/or transformations which may be of interest to the user such as signal processing blocks, standard software operations, hardware devices, circuits, elements, etc. The user thus builds a graphical program which represents a desired test system architecture. Various portions of the graphical program may then be compiled into one or more of (1) software for execution on the host processor, (2) software for execution on the embedded processor in the RTI, (3) configuration information to be downloaded to the reconfigurable hardware of the RTI, i.e. the reconfigurable hardware module, and/or the reconfigurable front end.
A better understanding of the present invention can be obtained when the following detailed description of the preferred embodiment is considered in conjunction with the following drawings, in which:
While the invention is susceptible to various modifications and alternative forms, specific embodiments are shown by way of example in the drawings and will herein be described in detail. It should be understood however, that drawings and detailed descriptions thereto are not intended to limit the invention to the particular forms disclosed. But on the contrary the invention is to cover all modifications, equivalents and alternatives following within the spirit and scope of the present invention as defined by the appended claims.
Incorporation by Reference
U.S. patent application Ser. No. 08/912,427 filed Aug. 18, 1997, now issued as U.S. Pat. No. 6,219,628, entitled “System and Method for Converting Graphical Programs into Hardware Implementations” whose inventors are Jeffrey L. Kodosky, Hugo Andrade, Brian Keith Odom and Cary Paul Butler, is hereby incorporated by reference in its entirety as though fully and completely set forth herein.
U.S. patent application Ser. No. 08/912,445 filed Aug. 18, 1997, now issued as U.S. Pat. No. 6,173,438, entitled “Embedded Graphical Programming System” whose inventors are Jeffrey L. Kodosky, Darshan Shah, Samson DeKey and Steve Rogers, is hereby incorporated by reference in its entirety as though fully and completely set forth herein.
In the preferred embodiment, the reconfigurable test system and method are used for telecommunication test applications, and this embodiment is discussed below. However, the present invention is not intended to be limited to telecommunication test applications, but can be used for any of various test and/or measurement applications as alluded to above. Thus, the following description describes the present invention in the specific domain of telecommunication testing.
As shown in
The RTI 130 is configured for coupling to a unit under test (UUT) 150 through a communication medium 140. It is noted that unit under test 150 may comprise a plurality of separate entities being tested. Also, the communication medium 140 may represent a plurality of distinct communication media. The RTI 130 preferably includes a reconfigurable hardware module, a reconfigurable front end, and optionally an embedded (i.e. local) processor with local memory as shown, e.g., in
The reconfigurable hardware module preferably includes one or more reconfigurable hardware devices such as Field Programmable Gate Arrays (FPGAs). Thus, the reconfigurable hardware module may be programmed to realize any desired hardware architecture. The reconfigurable front end may be programmed to interface with any desired types of signals using any desired line encoding scheme, voltage levels, etc. If an embedded processor is present on the RTI 130, an additional measure of programmability is afforded by appropriate selection of the embedded instruction code to be executed by the embedded processor.
Because of the combination of reconfigurable technologies incorporated in the RTI 130, the RTI may be programmed to operate with any desired type of UUT 150, any desired communication medium 140, any desired protocol(s) for signal exchange over the communication medium 140, and any desired test procedure, etc. Furthermore, these reconfigurable technologies also allow the RTI 130 to be rapidly reprogrammed in response to changes in the UUT 150, changes in the communication medium 140, changes in the protocol(s) used for signal exchange over the communication medium, changes in the desired test procedure, etc.
The host computer 110 is representative of any of a variety of computing devices such as personal computers, desktop computers, workstations, portable computers, laptop computers, etc. In the preferred embodiment, the RTI 130 is configured as an internal add-in board for insertion into a slot of the host computer 110. Alternatively, the RTI 130 may reside external to host computer 110, or may involve a combination of internal and external parts. In one embodiment, the RTI 130 is situated at a location which is remote from host computer 110. For example, the RTI 130 may be located at a remote test site close to UUT 150 which may be hazardous or otherwise unsuitable for host computer 110.
The interconnecting bus 120 may be realized by any of various bus connectivity technologies such as, e.g., a Peripheral Component Interconnect (PCI) bus, a PXI bus, a Universal Serial Bus (USB), an IEEE 394 bus, etc., or any combination thereof.
The communication medium 140 is representative of any of a variety of physical media including, e.g., metallic wire/cable, optical fiber, the atmosphere, etc., or any combination thereof. The RTI 130 may include connectors such as screw terminals or spring loaded terminals for coupling to wires. The RTI 130 may include connectors for one or more types of conductive cable or optical fiber. In addition, the RTI 130 may include connectors for coupling to one or more external antennas for atmospheric transmission or reception of signals. Various embodiments of the RTI 130 are contemplated with varying numbers of connectors and varying combinations of connector types.
The unit under test (UUT) 150 represents one or more devices, systems, components, or combination thereof which are to be tested. UUT 150 interacts with the RTI 130 through the communication medium 140. UUT 150 may be a digital, analog, or a hybrid analog-digital device. In order to communicate with the RTI 130, the UUT 150 may utilize any of a wide variety of communication protocols including proprietary internal protocols. The reconfigurable test system 100 of the present invention may be rapidly programmed, reprogrammed or reconfigured to operate with any desired protocol.
Referring ahead briefly to
-
- (1) a desired number of serial channels to be programmed into the RTI 130 for signal exchange with the UUT 150;
- (2) a desired directionality (input/output) for each of the serial channels;
- (3) telecommunication protocols to be used for each of the serial channels;
- (3) a line encoding scheme to be used for driving each output channel, and voltage levels for driving multi-level output signals;
- (4) a line encoding scheme to be expected for receiving signals on each input channel, and voltage levels to be expected for receiving signals on each input channel;
- (5) an option for using synchronous data transfer versus asynchronous data transfer for each serial channel;
- (6) for each synchronous channel, a choice of whether an internally generated clock signal is to be used or an externally provided clock;
- (7) a choice of test scenario or test procedure which is to be applied to the UUT 150.
In response to the user selections, a component selector 510 accesses one or more libraries 530, 540, 550 and/or 560, and selects from the libraries a collection of files which match the user's selections. The component selector 510 selects a hardware architecture file from a hardware architecture library 550, a front-end configuration file from a front-end configuration library 560, a number of host driver modules from a host software library 530, and optionally one or more embedded software programs from an embedded code library 540. The libraries include files for any possible combination of user choices. The hardware architecture file is downloaded to the reconfigurable hardware module 325 (
According to the present invention, the RTI 130 is capable of rapid reconfiguration of its operational/functional organization. Whenever the user desires to change some aspect of the reconfigurable test system 100, he/she may invoke the software configuration utility and reprogram the reconfigurable test system 100.
Bus bridge 205 is coupled to host CPU 200, system memory 210, and expansion bus 120. Bus bridge 205 mediates the high speed transfer of digital data between any two of the host CPU 200, system memory 210 and expansion bus 120. The input devices, non-volatile memory 225 and peripheral device 230 are preferably coupled to the expansion bus 120. Non-volatile memory 225 is representative of a variety of a variety of storage devices such as, e.g., disk drives, CD-ROM drives, zip drives, magnetic tape drives, optical storage, etc., or any combination thereof.
In the preferred embodiment, the RTI 130 is configured for coupling to the expansion bus of host computer 110. Under the control of test software running on host CPU 200 and/or embedded code running on an embedded processor, the RTI 130 executes a test procedure on UUT 150. The RTI sends stimulus signals/patterns to the UUT 150 and receives response signals/patterns from the UUT 150 through the communication medium 140. By analyzing the response signals, the host computer 110 or RTI 130 is able to either validate the UUT 110 or identify defects in the UUT 110.
In the preferred embodiment the expansion bus 120 comprises a Peripheral Component Interconnect (PCI) bus or the PXI (PCI eXtensions for Instrumentation) bus. However, it is noted that the expansion bus 120 may be realized any of a variety of interconnecting buses or combination thereof. For example, in alternate embodiments the expansion bus 120 comprises an Industry Standard Architecture (ISA) bus or Extended Industry Standard Architecture (EISA) bus.
Non-volatile memory 225 stores one or more software programs according to the present invention which control the operation of host computer 110. These software programs are loaded into system memory 210 prior to execution by host CPU 200.
The reconfigurable test instrument (RTI) 130 of the present invention may have any of a variety of architectures and forms of which several are illustrated in
The RTI 130 includes local memory 310, local (i.e. embedded) CPU 305, bus interface 315, bus connector 317, internal bus 320, reconfigurable hardware module 325, reconfigurable front end (RFE) 330, programmable clock generator 327, and I/O connectors 335. Local memory 310, local CPU 305, bus interface 315, reconfigurable hardware module 325, programmable clock generator 327 and reconfigurable front end 330 couple to internal bus 320. Programmable clock generator (PCG) 327 couples to the reconfigurable hardware module 325. Reconfigurable hardware module may have a dedicated coupling 326 to RFE 330 apart from internal bus 320 in order to facilitate higher speed data transfer. Bus interface 315 couples to bus connector 317.
Local CPU 305 may be directly coupled to local memory 310 through memory bus 306. Thus, local CPU 305 may access local memory 310 even when internal bus 320 is busy with other transfer operations. In addition, RHM 325 may be coupled directly to local memory 310.
Bus connector 317 is configured for coupling to expansion bus 120. I/O connectors 135 represent a collection of connectors for coupling to various kinds of communication media including, e.g., wires, cables, antennas, optical fibers, or any combination thereof. In the preferred embodiment, communication medium 140 represents a plurality of communication channels between the RTI 130 and UUT 150. According to the present invention, the user of reconfigurable test system 100 may configure the RTI 130 and a host software driver (i.e. software driver which is to run on host CPU 200) to operate with any combination of communication protocols for communicating with UUT 150 over the plurality of communication channels.
Bus interface 315 is provided for mediating data transfer between the internal bus 320 and expansion bus 120. Local CPU 305 executes instruction code stored in local memory 310. Local memory 310 comprises Random Access Memory (RAM) and preferably also Read Only Memory (ROM), and stores program variables, data structures, buffers for use by local CPU 305.
Reconfigurable hardware module (RHM) 325 includes one or more programmable devices such as Field Programmable Gate Arrays (FPGAs). Thus, the RHM 325 includes one or more reconfigurable or programmable hardware elements whose interconnectivity and functionality may be programmed by downloading configuration information to the RHM 325. The configuration information posits or configures the RHM 325 with a desired hardware architecture. For this reason, the configuration information downloaded to the RHM 325 is referred to herein as a hardware architecture file. The RHM 325 may be reprogrammed to achieve a new hardware architecture whenever desired.
In the preferred embodiment, as discussed above, the host computer 110 maintains library 550 of hardware architecture files which represent a variety of different hardware architectures. Any of these hardware architecture files may be downloaded to the RHM 325 to achieve corresponding hardware architectures.
In one embodiment, the reconfigurable test system 100 includes a hardware design utility. The hardware design utility provides a graphical user design environment for developing a hardware architecture, and for compiling the hardware architecture into a hardware architecture file. The hardware design utility preferably includes a graphical programming interface in which a user may select and configure graphical icons which represent hardware elements, blocks, subsystems, etc. which are generally referred to as cells. The user graphically specifies the connections between hardware cells as for example by drawing a path between a terminal of one cell to a terminal of another cell using the mouse 215. Examples of selectable hardware elements may include transistors, logic gates, flip-flops, etc, or function blocks such as add blocks, multiply blocks, etc. Examples of selectable hardware blocks may include registers, buffers, parallel-to-serial converters, serial-to-parallel converters, counters, clock frequency dividers, pattern detector circuits, edge detectors, multiplexers, demultiplexers, trigger circuits, shift registers, parity checkers, and arithmetic function circuits. Examples of selectable hardware subsystems may include input channels or output channels. In the preferred embodiment, the hardware design utility is LabVIEW graphical programming software available from National Instruments Corporation. The hardware design utility may use a hardware description language, such as VHDL. The resulting hardware diagram may be compiled to a hardware architecture file. The hardware architecture file may be downloaded to RHM 325 for immediate test system operation, or may be stored in the hardware architecture library 550 for later use.
Programmable clock generator (PCG) 327 generates one or more clock signals which are supplied to RHM 325. The frequencies of the one or more clock signals are programmable. Programming information may be supplied through internal bus 320. Alternatively, PCG 327 may receive programming information from RHM 325. The programmable clock generator 325 preferably includes a numerically controlled oscillator.
Reconfigurable front end (RFE) 330 includes various reconfigurable digital and/or analog circuitry for reconfigurable interfacing of RHM 325 with the communication medium 140. The front-end behavior of the RFE 330 is determined by configuration information supplied to the RFE 330 preferably through internal bus 320. This configuration information is herein referred to as a front end configuration file. RFE 330 mediates the exchange of signals between RHM 325 and UUT 150. RFE 330 receives one or more signals from the UUT 150 transmitted through the communication medium 140 over one or more communication channels. RFE 330 operates on, i.e. decodes, demodulates, conditions, and/or detects these signals in a manner determined by the front-end configuration file. The resultant digital signal(s) are provided to the RHM 325 preferably through dedicated coupling 326. In the reverse direction, RFE 330 receives one or more digital signals supplied by the RHM 325 through the dedicated coupling 326. The RFE 330 operates on, i.e. encodes, modulates, and/or conditions these digital signals in a manner determined by the front end configuration file. The RFE 330 then transmits the resultant signals to the UUT 150 through the communication medium 140 over one or more communication channels which are not necessarily the same as those mentioned above in the receive direction.
Reconfigurable front end (RFE) 330 may be configured for receiving and transmitting any of various kinds of analog, digital, and/or multi-level signals through communication medium 140, and for modulating and/or demodulating these signals according to their respective modalities. A multi-level signal refers to a signal that that may have multiple amplitude levels. A digital signal is a multi-level with two amplitude levels. RFE 300 preferably includes one or more programmable transceivers which allow operation with multilevel signals. The number of amplitude levels and the voltages of these amplitude levels are programmable preferably on a per channel basis.
In the preferred embodiment, RFE 330 includes an array of programmable transceivers. Each programmable transceiver forms part of a serial channel as, e.g., serial channel 402-K of
RFE 330 may include programmable switching circuitry (not shown) for switching analog and/or digital signals between the conductors of I/O connectors 335 and the reconfigurable circuitry of the RFE 330.
RFE 330 may also include one or more A/D converters and D/A converters (not shown) for transmitting analog signals over one or more analog channels. Also RFE 330 may include modulation and demodulation circuitry for transmitting and receiving modulated signals. For example, RFE 330 may include FSK mod/demod circuitry for handling a number of FSK channels. The present invention contemplates the use of any of a variety of modulation schemes, and therefore RFE 330 may include any of a variety of mod/demod circuits.
In one embodiment of reconfigurable test system 100, RFE 330 includes one or more Field Programmable Analog Arrays (FPAAs). An FPAA is an integrated circuit which can be configured to implement various analog functions using a set of configurable analog blocks and a programmable interconnection network. In this embodiment, the front end configuration file includes information for programming the FPAA(s).
In embodiments of the RFE 330 which include FPAA(s), the hardware design utility described above may additionally provide a graphical FPAA design environment for designing an analog circuit diagram, and for compiling the analog circuit diagram into a FPAA definition file. The analog design environment allows the user to select and interconnect graphical icons using, e.g., the mouse 215 of host computer 110. The interconnections may represent conductive paths. The graphical icons represent those analog elements, devices, blocks, or subsystems which are realizable in the FPAA(s). The resultant analog circuit diagram may be compiled into a FPAA definition file, and immediately downloaded to the FPAA(s), or stored in a library of such FPAA definition files for later use.
In yet another embodiment, the hardware design utility includes a graphical front end design environment which allows a user to configure the reconfigurable digital and/or analog hardware of the RFE 330.
It is noted that the digital, analog and front-end design environments provided by the hardware design utility may be integrated into a single design environment. Thus, a user may be able to select both digital cells and analog cells, and interconnect these cells in one circuit diagram subject to any design constraints which may be imposed by the physical hardware, i.e. the RHM 325 and RFE 330. The user may designate the target destination for each cell, block, or subsystem of the combined circuit diagram. Alternatively, the hardware design utility may be delegated the task of optimizing the distribution of cells, blocks, or subsystems between the various target destinations. Target destinations include the RHM 325, the FFPA(s) in the RFE 330, and the remaining hardware in the RFE 330.
Local CPU 305 executes a local control program which is stored in local memory 310. (Local CPU 305 may be variously referred to herein as the embedded CPU, the dedicated CPU, or the on-board CPU. The local control program may be variously referred to herein as the embedded software program or embedded instruction code.) The local control program is downloaded to the local memory 310 by the software configuration utility 500 running on the host CPU 200. Operating under the control of the local control program, local CPU 305 reads out-going data, i.e. data which is to be transmitted to UUT 150, from system memory 210 and/or local memory 310. Local CPU 305 supplies the out-going data to one or more output channels of the RHM 325. The RHM 325 and RFE 330 then transmit the out-going data to UUT 150. Conversely, local CPU 305 reads in-coming data, i.e. data originating from the UUT 150, from one or more input channels of the RHM 325. The in-coming data is then transferred to system memory 210 and/or local memory 310. In addition, the local CPU 305 may perform processing tasks on the in-coming data or out-going data as determined by the local control program.
Therefore, the reconfigurable test instrument (RTI) 130 according to the present invention allows a combination of software programmability by virtue of the local control program and hardware programmability by virtue of the configuration information downloaded to the RHM 325 and RFE 330. The hardware architecture file downloaded to the RHM 325 determines the hardware personality of the RHM 325. Similarly, configuration information downloaded to the RFE 330 determines structure of the RFE 330.
In the embodiment of reconfigurable test instrument 130 shown in
RHM 325 includes a pair of virtual channel slots, i.e., VCS 405A and VCS 405B. RFE 330 includes a corresponding pair of programmable transceivers, i.e., PT 410A and PT 410B. While only two virtual channel slots and two programmable transceivers are depicted in
Each serial channel 402 may be independently programmed as either an input channel or output channel. The hardware architecture file downloaded to the RHM 325 determines the directionality (i.e. input or output) of each virtual channel slot. In addition, the front-end configuration file downloaded to the RFE 330 determines the directionality of each programmable transceiver in a manner which is consistent with the directionality of the corresponding virtual channel slot. Once programmed, each serial channel achieves a high-speed input or output channel for communication with the UUT 150. High data transfer rates are attainable because the serial channels 402 are hardware programmed into the RHM 325 and 330 as opposed to being implement by a CPU in software.
For the sake of discussion, suppose serial channel 402A is an output channel and serial channel 402B is an input channel. Out-going data, i.e. data to be transmitted to the UUT 150 through conductor 425A, is first transferred to the virtual channel slot 405A over internal bus 320. Virtual channel slot 405A is preferably programmed to include an input buffer for temporarily storing the out-going data. Local CPU 305 or host CPU 200 may load the input buffer with out-going data. The virtual channel slot 405A may then transfer the outgoing data to programmable transceiver 410A over serial bus 408A. Virtual channel slot 405A is preferably programmed to include a parallel-to-serial converter for transforming the out-going data into a serial form. Programmable transceiver 410A conditions, encodes, and/or modulates the out-going data in a manner determined by the front-end configuration file. The resultant signal is transmitted by programmable transceiver 410A to UUT 150 over conductor 425A. For example, the out-going data may be encoded as a four-level signal, i.e., a signal with four discrete amplitude levels. The front-end configuration file may then specify the line encoding scheme to be four-level coding, and provide the four voltage levels for transmitting the signal data.
An in-coming signal, i.e., a signal transmitted from the UUT 150, may be received from conductor 425B by programmable transceiver 410B. Programmable transceiver 410B decodes, demodulates, and/or operates on the received signal in a manner determined by the front-end configuration file. The programmable transceiver 410B may then supply a digital data stream to virtual channel slot 405B over serial bus 408B. Virtual channel slot 405B is preferably programmed to include a serial-to-parallel converter for converting the data stream into parallel form. Virtual channel slot 405B may store the received data in an output buffer. The output buffer may be configured as part of virtual channel slot 405B or may reside external to the virtual channel slot 405B. The output buffer may be read by local CPU 305 and/or host CPU 200 for further processing and/or storage of the received data. For example, the received data may be transferred to system memory 210, or local memory 310.
In addition, virtual channel slot 405B may perform various operations on the received data as determined by the hardware architecture file. For example, the virtual channel slot 405B may be programmed to perform pattern detection, edge detection, parity checking, etc. on the received data stream. A pattern matching circuit encoded into the virtual channel slot 405B may scan for the occurrence of a given pattern in the received data stream. Upon detection of the pattern, the pattern matching circuit asserts a pattern match signal. The pattern match signal may be used to trigger one or more other events. The pattern match circuit may be useful for detecting the start and/or end of a data frame. The search pattern may be programmed into a register or buffer of the pattern match circuit.
As an example of decode programmability, programmable transceiver 410B (and any of the programmable transceivers 410) may be programmed to decode the received signal as a multi-level signal. The front-end configuration file specifies the number of levels in the multi-level signal and the voltage value associated with each of the multiple levels.
One or more of the virtual channel slots 405 may be programmed to include a triggering circuit to be described in detail somewhat later. The triggering circuit may receive various signals of interest to the user such as a pattern match signal, an edge detection signal, an external trigger, etc. The trigger circuit may generate a trigger signal as a function of the input signals. The trigger signal may be used to initiate or terminate the transmission and/or reception of channel data. For example, the trigger signal may be supplied to virtual channel slot 405A to initiate data transfer to the UUT 150. Alternately, the trigger signal may be supplied to virtual channel slot 405B to initiate the buffering of received data.
Virtual channel slot 405A may be coupled to programmable transceiver 410A by a control bus 407A. The control bus 407A allows the virtual channel slot 405A to control various operations of the programmable transceiver 410A. Similarly, virtual channel slot 405B may be coupled to programmable transceiver 410B to control the operation of programmable transceiver 410B.
Programmable clock generator 327 is configured to generate a clock signal and supply the clock signal to the RHM 325. The frequency or period of the clock signal is programmable. The local CPU 305 and/or the host CPU 200 may load the clock frequency or period information into a register of the PCG 327. The PCG 327 generates a clock signal whose frequency is determined by the value stored in the register. One or more serial channels 402 may use the clock signal. For example, the clock signal may be used to control synchronous reception or transmission of serial data. In one embodiment of the PCG 327 may generate one or more clock signals each with a programmable clock rate.
An external clock line 420 may be provided to the reconfigurable test instrument 130. The external clock line 420 allows an external clock signal to be used in addition to or instead of the internal clock supplied by the PCG 327. For example, a first subset of the serial channels 402 may perform synchronous transfers based on the external clock, while a second subset of the serial channels 402 may perform synchronous transfers based on the internal clock. It is noted that a third subset of serial channels may perform asynchronous transfers using digital phase locked loops to synchronize with an input serial stream. These features, i.e. external synchronicity, internal synchronicity, or asynchronous transfer are programmed into the structure of each of the virtual channel slots 405 by the hardware architecture file which is downloaded to the RHM 325.
The software configuration utility 500 preferably comprises a graphical user interface (GUI) for configuring the reconfigurable test system 100. The software configuration utility 500 accepts user input 501 and sends graphical output 502 to the user through display 235. The software configuration utility 500 sends commands to the component selector 510 in response to choices made by the user. In response to these commands, the component selector 510 selects files from the driver component library 530, the embedded software library 540, the hardware architecture library 550, and the front-end configuration library, and registers these files with the software driver 520. In the preferred embodiment, the software configuration utility 500, the component selector 510, and the software driver 520 programs execute on host CPU 200.
The software driver 520 comprises a collection of software routines which provide a software interface for interacting with peripheral devices including the reconfigurable test instrument 130. Software programs including the software test application may call the driver routines in order to arrange data transfer to/from reconfigurable test instrument 130 and other peripheral devices as desired. The software driver 520 exchanges various control signals with the reconfigurable test instrument 130. In
The driver component library 530 comprises a collection of software modules which perform various functions which may be of interest to a user for building a test application. One or more of these software modules may be registered with the software driver 520. After this registration, host programs including the software test application 565 may call the registered software modules. The driver component library 530 preferably includes software modules which perform functions such as protocol handling, fundamental test procedures, etc.
Software test application 565 serves to control a test procedure in part by making calls to the software driver 520, and especially to the driver software modules which have been registered in the software driver 520 in response to user configuration selections. For example, the software test application 565 may induce the transfer of data/control signals to/from UUT 150 through one or more serial channels by calling appropriate driver software modules of the software driver 520.
As shown in
It is noted that protocol handling may be implemented (a) by driver software modules as illustrated above, (b) by programming the RHM 325 with a hardware architecture file, (c) by programming the RFE 330 with a front-end configuration file, (d) by downloading embedded software programs for execution on local CPU 305, or any combination thereof. In particular, the reconfigurable test system 100 allows a system user/developer to achieve an optimal distribution of protocol processing tasks to each of these reconfigurable targets.
The configuration utility 500 preferably provides the user with a choice of one or more telecommunication protocols to be implemented by the reconfigurable test system 100. The configuration utility also validates the compatibility of the one or more telecommunication protocols to guide the user in selection of appropriate combinations of protocols.
The component selector 510 selects one or more user selected modules from the driver component library 530 and registers the selected modules with the software driver 520. The software driver 520 has a flexible structure which allows software modules to be inserted to provide specific kinds of test functionality.
It is noted that certain telecommunication protocols fall into a hierarchical organization. For example, the HDLC protocol is a superstructure imposed on top of RS232, and the SLIP protocol is a superstructure on top of HDLC. In the preferred embodiment, the software modules of the software component library reflect the compatibility structure of such hierarchical organizations. Thus, the RS232 module 531, HDLC module 532, and the SLIP module 533 may be simultaneously chosen by component selector 510 for incorporation into the software driver structure, and together they are capable of implementing the SLIP protocol. Block generation software can be used, such as LabVIEW or VHDL, to generate the above software modules or blocks.
The configuration utility 500 prompts the user to specify how the virtual channel slots 405 of the RHM 325 are to be configured. For example, in the case that RHM 325 includes two virtual slots 405 as shown in
The embedded software library 540 preferably includes a rich variety of embedded software programs for performing processing and/or control tasks which may be of interest to the user. One or more of these embedded software programs may be downloaded to local memory 310 and executed by local CPU 305. For example, embedded software library 540 may include embedded software programs for handling any of a variety of protocols, for performing real-time signal processing tasks, etc. The software configuration utility 500 preferably allows the user to choose one or more of the embedded software programs for downloading to the reconfigurable test instrument 130.
The front end configuration library 560 preferably includes a collection of front end configuration files for achieving a rich variety of front end configurations. Each of these embedded software programs may be downloaded to the reconfigurable front end (RFE) 330 to realize a particular front-end operational structure. For embodiments of the RFE 330 which include one or more Field Programmable Analog Arrays (FPAAs), the front end configuration file preferably includes information for programming the FPAA(s). A front end configuration file includes information for programming the reconfigurable hardware of the RFE 330. For example, a front end configuration file preferably includes information for programming the directionality (i.e. input or output), line encoding scheme, etc. for each of the programmable transceivers 410 of the RFE 330.
-
- (1) a desired number of serial channels 402 to be programmed into the RTI 130 for signal exchange with the UUT 150;
- (2) a desired directionality (input/output) for each of the serial channels 402;
- (3) telecommunication protocols to be used for each of the serial channels 402;
- (3) a line encoding scheme to be used for driving each output channel, and/or voltage levels for driving multi-level output signals;
- (4) a line encoding scheme to be expected for receiving signals on each input channel, and/or voltage levels to be expected for receiving signals on each input channel;
- (5) an option for using synchronous data transfer versus asynchronous data transfer for each serial channel;
- (6) for synchronous channel, whether an internally generated clock signal is to be used or an externally provided clock;
- (7) test type of test scenario or test procedure which is to be applied to the UUT 150.
The configuration utility 500 preferably includes a graphical user interface to make the user interaction more natural and efficient. In one embodiment of the configuration utility 500, the configuration utility 500 provides indication of compatibility or incompatibility of the user's collection of choices. The user may thereby be able to make more informed choices of hardware and software configuration.
In response to these choices, the component selector 510 selects one or more driver modules from the driver component library 530, one or more embedded software programs from the embedded software library 540, a hardware architecture file from the hardware architecture library 550, and a front end configuration file from the front end configuration library 560 as shown in step 720.
In addition to selecting components, i.e. driver modules, embedded software programs, hardware architecture files, and front end configuration files, from the respective libraries, the user has the option of creating and/or modifying these components using any or all of the design utilities described above as indicated by step 715. Thus, the components selected in step 720 may be those created and/or modified by the user in step 715.
The component selector 510 registers the selected one or more driver modules, one or more embedded software programs, hardware architecture file and front end configuration file with the software driver 520 as shown in step 730.
In step 740 the software driver 520 loads the registered software modules into its internal structure. In step 750 the software driver 520 downloads the registered embedded software program(s) to local memory 310 on the reconfigurable test instrument 130. In step 760 the software driver 520 downloads the registered hardware architecture file to the reconfigurable hardware module 325 in the reconfigurable test instrument 130. In step 770 the software driver downloads the registered front end configuration file to the reconfigurable front end 330 on the reconfigurable test instrument 130. It is noted that steps 740, 750, 760 and 770 may be performed in any order.
The entire process from user selection to system configuration is preferably performed in real-time and can be repeated whenever the user deems necessary. For example, if the user has finished testing a first device or first plurality of devices of a common type and desires to test a different type of device as the UUT 150, the user reconfigures the reconfigurable test system 100 by entering new choices in the configuration utility 500.
In addition, the features of the configuration utilities are available programmatically, meaning that during a test operation the user could select new functionality using the GUI, or the program is created such that it automatically changes the configuration in response to some event.
Quite often, testing a new device will imply the use of a different telecommunication protocols and/or channel structure for signal exchange over communication medium 140. Thus, when reconfiguring the reconfigurable test system 100, the user may specify choices of one or more new telecommunication protocols, a new test scenario, and/or new hardware architecture using the configuration utility 500. In addition, when creating the program in the reconfigurable test system 100, the user may create the program such that choices of one or more new telecommunication protocols, a new test scenario, and/or new hardware architecture are automatically selected and implemented by the program in response to one or more events that occur during program execution.
In the preferred embodiment of the invention, most of the operations connected with handling telecommunication protocols are implemented in software using the driver modules and the embedded software modules. As described above, one or more driver modules from the driver component library 530 may be incorporated into the software driver 520, and one or more embedded software modules may be downloaded to the local memory 310 for execution by the local CPU 305.
As described above, the input/output configuration of virtual channel slots 405 are determined by the hardware architecture file downloaded to the configuration information downloaded to the RHM 325. For example, if the hardware architecture file denoted by Input/Output::Asynch in
Hardware architecture files which specify asynchronous operation may program a digital phase locked loop into one or more of the virtual channel slots 405. Alternatively, digital phase locked loops may be included as part of the reconfigurable hardware of RFE 330.
In one embodiment of the present invention, the user creates a graphical program using a graphical programming environment, such as LabVIEW from National Instruments Corporation. The graphical programming environment preferably executes on the host CPU 200. A portion of the graphical program is compiled into a hardware architecture file for downloading to the reconfigurable hardware module 325 which contains one or more FPGAs. In addition, a portion of the graphical program is compiled into a front end configuration file for downloading to the reconfigurable front end 330. Another portion of the graphical program may be compiled into an embedded software program for downloading to local memory 305 and execution by local CPU 310. Yet another portion of the graphical program may be compiled into software modules for registry/incorporation into the software driver 520. Also, portions of the graphical program may be compiled into instruction code for execution on host CPU 200. For example, the software test program described above may be generated from portions of the graphical program which are compiled into instruction code for the host CPU 200. In this embodiment, the local memory 310 preferably stores a kernel providing basic OS services, as well as a graphical programming system run-time engine for real-time execution of compiled graphical programs. The local memory 310 is also operable to receive and store a portion or all of a compiled graphical program for execution in the reconfigurable test instrument 130. The embedded CPU 305 executes code and data from the embedded memory 310 to implement at least a portion of a virtual instrumentation or industrial automation function, such as a telecommunication test function. The user may specify which portions of the graphical program are to be targeted for the respective destinations: reconfigurable hardware module 325, reconfigurable front end 330, embedded software for execution by local CPU 200, host driver modules for registry with the software driver 520, or host program code. Alternatively, an optimization utility may be invoked to automatically optimize the distribution of portions of the graphical program to the various target destinations. Thus, by creating, compiling, and downloading such a graphical program, the user may generate a desired configuration for the reconfigurable test system 100.
Thus, in one embodiment, after one or more graphical programs have been created, at least a portion of the one or more of the graphical programs are compiled for execution on the local CPU 305 and execute locally on the reconfigurable test instrument 130 via the local CPU 305 and local memory 310, and at least a portion of the one or more graphical programs is translated or converted into a hardware executable format and downloaded to reconfigurable hardware module 325 which includes one or more FPGAs.
For more information on these embodiments including a reconfigurable or programmable logic device, such as an FPGA, and/or a local or embedded CPU, please see U.S. patent application Ser. No. 08/912,427 filed Aug. 18, 1997, entitled “System and Method for Converting Graphical Programs into Hardware Implementations” whose inventors are Jeffrey L. Kodosky, Hugo Andrade, Brian Keith Odom and Cary Paul Butler, and U.S. patent application Ser. No. 08/912,445 filed Aug. 18, 1997, entitled “Embedded Graphical Programming System” whose inventors are Jeffrey L. Kodosky, Darshan Shah, Samson DeKey and Steve Rogers, referenced above.
The trigger circuit 800 includes a first multiplexer M1 and a second multiplexer M2. Each multiplexer is provided with a plurality of inputs denoted I1, I2, I3, and I4. The multiplexers M1 and M2 receive control or select inputs C1 and C2 respectively. The value asserted on control input C1 determines which of inputs I1 through I4 is coupled to the output of multiplexer M1. Similarly, control or select input C2 determines which of the inputs I5 through I8 is coupled to the output of multiplexer M2. The outputs of the multiplexers M1 and M2 are supplied as inputs to combinational logic CL. Combinational Logic CL receives a control input C3 which determines a combinational logic function which operates on the outputs of the multiplexers. In one embodiment of the invention, the combinational logic CL is configured to perform an logical AND operation, or a logical OR operation depending on a value asserted on control input C3. In a second embodiment, the combinational logic CL is configured to perform additional logic functions which include any or all of the logical functions in two binary variables (A XOR B, A OR -B, . . . ).
The output of combinational logic CL is supplied as an input to J/K flip-flop 810. The output of J/K flip-flop 810 represents a dual-event triggering signal (i.e. a triggering signal which is sensitive to two input conditions) and comprises the output of the trigger circuit 800. This output signal may be used to trigger the acquisition of data for an input channel and/or the transmission of data from a serial output channel. Thus, the signal at the output of the J/K flip-flop is referred to as the trigger signal. The trigger signal is coupled to a timer TMR. An output from the timer TMR is coupled to the reset input of the J/K flip-flop. The timer TMR is loaded with an initial count value through timer load line TL. In response to the rising edge of the trigger signal, the timer TMR starts to decrement its internal count value. When the count value reaches zero, the timer TMR asserts an output signal which resets the J/K flip-flop 810. Thus, when the trigger signal is asserted, it remains in the asserted state for a period of time determined by the initial count value.
It is noted that the signals I1 through I4 and I5 through I8 are not necessarily distinct sets of signals. The signals I1 through I8 comprise various signals which may be of interest to a user in building a triggering signal. Signals I1 through I8 may represent signals such as a pattern match signal, an edge detection signal, an external trigger signal, etc. For example, the signal I1 may be a rising (or falling) edge detection signal provided by an edge detection circuit. The signal I2 may be an external trigger signal (not shown in
Thus, the trigger circuit 800 of the present invention enables the reconfigurable test instrument 130 to trigger on any desired combination of events represented by I1 through I8. The control inputs C1, C2, and C3, and timer load line TL may be determined by control information asserted by the software driver 520 on normal control flow 570 and data I/O path 575 as well as by the hardware architecture file which is downloaded to the RHM 325.
Although the system and method of the present invention has been described in connection with the specific embodiments, it is not intended to be limited to the specific forms set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the invention as defined by the appended claims.
Claims (100)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US7480698 true | 1998-02-17 | 1998-02-17 | |
| US09229695 US6311149B1 (en) | 1997-08-18 | 1999-01-13 | Reconfigurable test system |
| US10034565 US7152027B2 (en) | 1998-02-17 | 2001-10-19 | Reconfigurable test system |
Applications Claiming Priority (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10034565 US7152027B2 (en) | 1998-02-17 | 2001-10-19 | Reconfigurable test system |
| US10055691 US7024660B2 (en) | 1998-02-17 | 2001-10-29 | Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration |
| US10055241 US7290244B2 (en) | 1998-02-17 | 2001-10-29 | System and method for configuring a reconfigurable system |
| US10058150 US7085670B2 (en) | 1998-02-17 | 2001-10-29 | Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources |
| US10839862 US7743362B2 (en) | 1998-02-17 | 2004-05-06 | Automatic generation of application domain specific graphical programs |
| US11037652 US7627695B2 (en) | 1998-02-17 | 2005-01-18 | Network-based system for configuring a programmable hardware element in a system using hardware configuration programs generated based on a user specification |
| US11230787 US20060015862A1 (en) | 1998-02-17 | 2005-09-20 | Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources |
| US12551641 US8069275B2 (en) | 1998-02-17 | 2009-09-01 | Network-based system for configuring a programmable hardware element in a measurement system using hardware configuration programs generated based on a user specification |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date | |
|---|---|---|---|---|
| US09229695 Continuation US6311149B1 (en) | 1997-08-18 | 1999-01-13 | Reconfigurable test system |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10058150 Continuation-In-Part US7085670B2 (en) | 1997-08-18 | 2001-10-29 | Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20020055834A1 true US20020055834A1 (en) | 2002-05-09 |
| US7152027B2 true US7152027B2 (en) | 2006-12-19 |
Family
ID=26756074
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10034565 Active 2021-10-25 US7152027B2 (en) | 1997-08-18 | 2001-10-19 | Reconfigurable test system |
| US10055241 Active 2021-08-06 US7290244B2 (en) | 1997-08-18 | 2001-10-29 | System and method for configuring a reconfigurable system |
| US10055691 Active 2021-01-10 US7024660B2 (en) | 1997-08-18 | 2001-10-29 | Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10055241 Active 2021-08-06 US7290244B2 (en) | 1997-08-18 | 2001-10-29 | System and method for configuring a reconfigurable system |
| US10055691 Active 2021-01-10 US7024660B2 (en) | 1997-08-18 | 2001-10-29 | Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration |
Country Status (1)
| Country | Link |
|---|---|
| US (3) | US7152027B2 (en) |
Cited By (62)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040006636A1 (en) * | 2002-04-19 | 2004-01-08 | Oesterreicher Richard T. | Optimized digital media delivery engine |
| US20070282767A1 (en) * | 2006-05-10 | 2007-12-06 | Fan-Tien Cheng | Method for Evaluating Reliance Level of a Virtual Metrology System |
| US20080109779A1 (en) * | 2006-10-18 | 2008-05-08 | Moriat Alain G | System Simulation and Graphical Data Flow Programming in a Common Environment |
| US20080147371A1 (en) * | 2006-12-13 | 2008-06-19 | Gupton Kyle P | User Defined Virtual Instruments in a Simulation Environment |
| US20090066427A1 (en) * | 2005-02-04 | 2009-03-12 | Aaron Brennan | Poly-phase frequency synthesis oscillator |
| US20090132857A1 (en) * | 2007-11-20 | 2009-05-21 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | System and method for testing an embedded system |
| US20090309712A1 (en) * | 2008-06-16 | 2009-12-17 | International Business Machines Corporation | Pattern-driven communication architecture |
| US20090313187A1 (en) * | 2008-06-16 | 2009-12-17 | International Business Machines Corporation | Data pattern generation, modification and management utilizing a semantic network-based graphical interface |
| US7681201B2 (en) | 2006-08-04 | 2010-03-16 | Lectronix | Method and system for integrating and controlling components and subsystems |
| US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
| US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
| US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
| US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
| US20100268493A1 (en) * | 2009-04-21 | 2010-10-21 | Yongjun Tae | Battery management system and driving method for the same |
| US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
| US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
| US7893724B2 (en) | 2004-03-25 | 2011-02-22 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
| US7899924B2 (en) | 2002-04-19 | 2011-03-01 | Oesterreicher Richard T | Flexible streaming hardware |
| US7937651B2 (en) | 2005-01-14 | 2011-05-03 | Microsoft Corporation | Structural editing operations for network forms |
| US7971139B2 (en) | 2003-08-06 | 2011-06-28 | Microsoft Corporation | Correlation, association, or correspondence of electronic forms |
| US7979856B2 (en) | 2000-06-21 | 2011-07-12 | Microsoft Corporation | Network-based software extensions |
| US8001459B2 (en) | 2005-12-05 | 2011-08-16 | Microsoft Corporation | Enabling electronic documents for limited-capability computing devices |
| US8010515B2 (en) | 2005-04-15 | 2011-08-30 | Microsoft Corporation | Query to an electronic form |
| US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
| US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
| US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
| US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
| US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
| US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
| US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
| US8074217B2 (en) | 2000-06-21 | 2011-12-06 | Microsoft Corporation | Methods and systems for delivering software |
| US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
| US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
| US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
| US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
| US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
| US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
| US8117552B2 (en) * | 2003-03-24 | 2012-02-14 | Microsoft Corporation | Incrementally designing electronic forms and hierarchical schemas |
| US8120408B1 (en) | 2005-05-05 | 2012-02-21 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
| US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
| US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
| US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
| US20120110525A1 (en) * | 2010-11-02 | 2012-05-03 | Global Unichip Corporation | Hybrid electronic design system and reconfigurable connection matrix thereof |
| US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
| US8200975B2 (en) | 2005-06-29 | 2012-06-12 | Microsoft Corporation | Digital signatures for network forms |
| US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
| US8487879B2 (en) | 2004-10-29 | 2013-07-16 | Microsoft Corporation | Systems and methods for interacting with a computer through handwriting to a screen |
| US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
| US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
| US8527949B1 (en) | 2001-11-19 | 2013-09-03 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
| US8605613B2 (en) | 2010-12-15 | 2013-12-10 | Apple Inc. | Mobile hardware and network environment simulation |
| US8756565B2 (en) | 2012-02-17 | 2014-06-17 | National Instruments Corporation | Modifying a target system configuration to utilize a different synchronization module for performing synchronization among multiple programmable hardware elements |
| US8776019B2 (en) | 2008-12-05 | 2014-07-08 | Invensys Systems, Inc. | Configurator with embedded firmware for offline instrument user settings implementation |
| US8788959B1 (en) | 2007-04-25 | 2014-07-22 | Cypress Semiconductor Corporation | System and method for monitoring a target device |
| US8892993B2 (en) | 2003-08-01 | 2014-11-18 | Microsoft Corporation | Translation file |
| US8918729B2 (en) | 2003-03-24 | 2014-12-23 | Microsoft Corporation | Designing electronic forms |
| US8996938B2 (en) | 1998-03-25 | 2015-03-31 | Intellectual Ventures I Llc | On-chip service processor |
| US9229917B2 (en) | 2003-03-28 | 2016-01-05 | Microsoft Technology Licensing, Llc | Electronic form user interfaces |
| US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
| US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
| US9720805B1 (en) * | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
| US9910086B2 (en) | 2012-01-17 | 2018-03-06 | Allen Czamara | Test IP-based A.T.E. instrument architecture |
Families Citing this family (263)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8352400B2 (en) | 1991-12-23 | 2013-01-08 | Hoffberg Steven M | Adaptive pattern recognition based controller apparatus and method and human-factored interface therefore |
| US7904187B2 (en) * | 1999-02-01 | 2011-03-08 | Hoffberg Steven M | Internet appliance system and method |
| DE19651075A1 (en) | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Unit for processing numerical and logical operations used in processors (CPU's), multiprocessor systems, Datenflußprozessoren (DFP's), digital signal processors (DSP's) or the like |
| DE19654595A1 (en) | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0- and memory bus system for DFPs and modules having a two- or multidimensional programmable cell structures |
| EP1329816B1 (en) | 1996-12-27 | 2011-06-22 | Richter, Thomas | Method for automatic dynamic unloading of data flow processors (dfp) as well as modules with bidimensional or multidimensional programmable cell structures (fpgas, dpgas or the like) |
| US6542998B1 (en) | 1997-02-08 | 2003-04-01 | Pact Gmbh | Method of self-synchronization of configurable elements of a programmable module |
| US7743362B2 (en) * | 1998-02-17 | 2010-06-22 | National Instruments Corporation | Automatic generation of application domain specific graphical programs |
| DE19861088A1 (en) | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Repairing integrated circuits by replacing subassemblies with substitutes |
| US7836426B2 (en) * | 2004-05-06 | 2010-11-16 | National Instruments Corporation | Automatic generation of application domain specific graphical programs |
| CN1378665A (en) | 1999-06-10 | 2002-11-06 | Pact信息技术有限公司 | Programming concept |
| US6560554B1 (en) * | 1999-10-11 | 2003-05-06 | Tektronix, Inc. | Automatic testing |
| US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
| DE50115584D1 (en) | 2000-06-13 | 2010-09-16 | Krass Maren | Pipeline ct protocols and communication |
| US7725860B1 (en) * | 2000-06-19 | 2010-05-25 | Herman Kwong | Contact mapping using channel routing |
| US8686475B2 (en) | 2001-09-19 | 2014-04-01 | Pact Xpp Technologies Ag | Reconfigurable elements |
| US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
| US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
| US7657877B2 (en) | 2001-06-20 | 2010-02-02 | Pact Xpp Technologies Ag | Method for processing data |
| US20020133842A1 (en) * | 2000-12-08 | 2002-09-19 | Leviten Michael W. | Transgenic mice containing deubiquitinated enzyme gene disruptions |
| JP4125475B2 (en) * | 2000-12-12 | 2008-07-30 | 株式会社東芝 | Rtl generation system, rtl generation method, method for manufacturing rtl generator and a semiconductor device |
| US7197505B2 (en) * | 2000-12-22 | 2007-03-27 | Star Bridge Systems, Inc. | Multi-dimensional recursive wavefront behavioral synthesis |
| US7844796B2 (en) | 2001-03-05 | 2010-11-30 | Martin Vorbach | Data processing device and method |
| US7996827B2 (en) | 2001-08-16 | 2011-08-09 | Martin Vorbach | Method for the translation of programs for reconfigurable architectures |
| US7134122B1 (en) * | 2001-05-31 | 2006-11-07 | Oracle International Corporation | One click deployment |
| US7434191B2 (en) | 2001-09-03 | 2008-10-07 | Pact Xpp Technologies Ag | Router |
| US8686549B2 (en) | 2001-09-03 | 2014-04-01 | Martin Vorbach | Reconfigurable elements |
| CA2704080C (en) | 2001-07-26 | 2012-08-28 | Irise | System and process for cooperatively programming a simulation program of a computer application to be developed |
| USRE43619E1 (en) * | 2001-08-11 | 2012-08-28 | Ramsle Technology Group Gmbh, Llc | Universal computer architecture |
| US7594220B2 (en) * | 2001-08-14 | 2009-09-22 | National Instruments Corporation | Configuration diagram with context sensitive connectivity |
| US6876368B2 (en) * | 2001-08-14 | 2005-04-05 | National Instruments Corporation | System and method for deploying a graphical program to a PDA device |
| WO2004021176A3 (en) | 2002-08-07 | 2005-02-03 | Pact Xpp Technologies Ag | Method and device for processing data |
| US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
| JP2005507652A (en) * | 2001-08-17 | 2005-03-24 | インサイト・ゲノミックス・インコーポレイテッド | Nucleic acid binding protein |
| US7266725B2 (en) * | 2001-09-03 | 2007-09-04 | Pact Xpp Technologies Ag | Method for debugging reconfigurable architectures |
| US8104017B2 (en) | 2001-10-25 | 2012-01-24 | The Mathworks, Inc. | Traceability in a modeling environment |
| US20030088858A1 (en) * | 2001-11-07 | 2003-05-08 | International Business Machines Corporation | Closed-loop design methodology for matching customer requirements to software design |
| US7337407B1 (en) | 2001-11-19 | 2008-02-26 | Cypress Semiconductor Corporation | Automatic application programming interface (API) generation for functional blocks |
| US6966039B1 (en) * | 2001-11-19 | 2005-11-15 | Cypress Semiconductor Corp. | Method for facilitating microcontroller programming |
| US7027070B2 (en) * | 2001-11-29 | 2006-04-11 | Agilent Technologies, Inc. | Systems and methods for manipulating a graphical display of a printed circuit board model for an automated x-ray inspection system |
| US20030110040A1 (en) * | 2001-12-07 | 2003-06-12 | Creative Logic Solutions Inc. | System and method for dynamically changing software programs by voice commands |
| US6671869B2 (en) * | 2001-12-12 | 2003-12-30 | Scott A. Davidson | Method and apparatus for graphically programming a programmable circuit |
| US7356773B1 (en) * | 2001-12-27 | 2008-04-08 | Expertune, Inc. | Wizard builder, for application software, building a setup wizard which sets up a defacto interface between the application program and monitoring or control equipment |
| US7139687B2 (en) * | 2001-12-31 | 2006-11-21 | The Mathworks, Inc. | Adaptive lookup table: a graphical simulation component for recursively updating numeric data stored in table form |
| EP1483682A2 (en) | 2002-01-19 | 2004-12-08 | PACT XPP Technologies AG | Reconfigurable processor |
| US7290277B1 (en) * | 2002-01-24 | 2007-10-30 | Avago Technologies General Ip Pte Ltd | Control of authentication data residing in a network device |
| EP2043000B1 (en) | 2002-02-18 | 2011-12-21 | Richter, Thomas | Bus systems and reconfiguration method |
| US6934597B1 (en) * | 2002-03-26 | 2005-08-23 | Lsi Logic Corporation | Integrated circuit having integrated programmable gate array and method of operating the same |
| US7158924B2 (en) * | 2002-04-04 | 2007-01-02 | International Business Machines Corporation | Dynamic loading of C-API HDL model instrumentation |
| US7203633B2 (en) | 2002-04-04 | 2007-04-10 | International Business Machines Corporation | Method and system for selectively storing and retrieving simulation data utilizing keywords |
| US7206732B2 (en) * | 2002-04-04 | 2007-04-17 | International Business Machines Corporation | C-API instrumentation for HDL models |
| US20040006635A1 (en) * | 2002-04-19 | 2004-01-08 | Oesterreicher Richard T. | Hybrid streaming platform |
| US20030204711A1 (en) * | 2002-04-29 | 2003-10-30 | Guess Alan J. | Method and system for restoring custom user configuration settings across a host application download |
| US6661724B1 (en) | 2002-06-13 | 2003-12-09 | Cypress Semiconductor Corporation | Method and system for programming a memory device |
| US7594181B2 (en) * | 2002-06-27 | 2009-09-22 | Siebel Systems, Inc. | Prototyping graphical user interfaces |
| US7657861B2 (en) | 2002-08-07 | 2010-02-02 | Pact Xpp Technologies Ag | Method and device for processing data |
| US20040111248A1 (en) * | 2002-09-04 | 2004-06-10 | Granny Nicola V. | Polymorphic computational system and method |
| US7062744B2 (en) * | 2002-09-04 | 2006-06-13 | Osann Jr Robert | Emulation solution for programmable instruction DSP |
| WO2004038599A1 (en) | 2002-09-06 | 2004-05-06 | Pact Xpp Technologies Ag | Reconfigurable sequencer structure |
| US8020148B2 (en) * | 2002-09-23 | 2011-09-13 | Telefonaktiebolaget L M Ericsson (Publ) | Bi-directional probing and testing of software |
| US20040093198A1 (en) * | 2002-11-08 | 2004-05-13 | Carbon Design Systems | Hardware simulation with access restrictions |
| US20040093516A1 (en) * | 2002-11-12 | 2004-05-13 | Hornbeek Marc William Anthony | System for enabling secure remote switching, robotic operation and monitoring of multi-vendor equipment |
| US7085706B1 (en) | 2003-01-14 | 2006-08-01 | Xilinx, Inc. | Systems and methods of utilizing virtual input and output modules in a programmable logic device |
| US7159204B2 (en) * | 2003-01-28 | 2007-01-02 | Altera Corporation | System and method for design entry and synthesis in programmable logic devices |
| JP3951925B2 (en) * | 2003-01-31 | 2007-08-01 | セイコーエプソン株式会社 | Hardware / software co-verification method |
| JP4403794B2 (en) * | 2003-02-28 | 2010-01-27 | 株式会社デンソー | Control program inspection method and inspection apparatus and program |
| DE10313389A1 (en) * | 2003-03-25 | 2004-10-07 | Endress + Hauser Process Solutions Ag | A method of transmitting software code from a controller to a field device of process automation technology |
| US20040201506A1 (en) * | 2003-04-10 | 2004-10-14 | Tianmo Lei | The Set Side Box |
| US7984434B1 (en) * | 2003-05-21 | 2011-07-19 | Altera Corporation | Nondestructive patching mechanism |
| US20040268320A1 (en) * | 2003-06-13 | 2004-12-30 | Camille Huin | Graphical computer programming for a digital signal processor |
| US7277971B2 (en) * | 2003-06-26 | 2007-10-02 | The Boeing Company | Method and apparatus for communicating data over a bus according to redefinable configurations |
| US7822589B2 (en) * | 2003-07-15 | 2010-10-26 | Agere Systems Inc. | Method and apparatus for automatic generation of multiple integrated circuit simulation configuration |
| US7500228B2 (en) * | 2003-07-18 | 2009-03-03 | Agere Systems Inc. | System and method for automatically generating a hierarchical register consolidation structure |
| US7272549B2 (en) * | 2003-08-05 | 2007-09-18 | At & T Knowledge Ventures, L.P. | Restoring base configuration on software testing computer |
| US7761847B2 (en) * | 2004-07-16 | 2010-07-20 | National Instruments Corporation | Timed sequence for a graphical program |
| US7584082B2 (en) * | 2003-08-07 | 2009-09-01 | The Mathworks, Inc. | Synchronization and data review system |
| US7703034B2 (en) * | 2003-08-07 | 2010-04-20 | National Instruments Corporation | Visualization tool for viewing timing information for a graphical program |
| US7802229B2 (en) * | 2004-07-16 | 2010-09-21 | National Instruments Corporation | Timed loop with sequence frames structure for a graphical program |
| US7444595B2 (en) * | 2003-08-13 | 2008-10-28 | National Instruments Corporation | Graphical programming system and method for creating and managing a scene graph |
| EP1676208A2 (en) | 2003-08-28 | 2006-07-05 | PACT XPP Technologies AG | Data processing device and method |
| US7730415B2 (en) | 2003-09-05 | 2010-06-01 | Fisher-Rosemount Systems, Inc. | State machine function block with a user modifiable state transition configuration database |
| US7324856B1 (en) * | 2003-09-25 | 2008-01-29 | Rockwell Automation Technologies, Inc. | Autogeneration of code via human-machine interfaces (HMI) and self-building HMI |
| US8645927B2 (en) * | 2003-11-24 | 2014-02-04 | The Boeing Company | Methods and apparatus for simulation speedup |
| US7536288B2 (en) | 2003-12-31 | 2009-05-19 | International Business Machines Corporation | Method, system and program product supporting user tracing in a simulator |
| US7236918B2 (en) * | 2003-12-31 | 2007-06-26 | International Business Machines Corporation | Method and system for selective compilation of instrumentation entities into a simulation model of a digital design |
| US8793602B2 (en) | 2004-01-15 | 2014-07-29 | The Mathworks, Inc. | System and method for scheduling the execution of model components using model events |
| US7761794B1 (en) * | 2004-01-22 | 2010-07-20 | Cisco Technology, Inc. | Integrated audit and configuration techniques |
| US7394410B1 (en) * | 2004-02-13 | 2008-07-01 | Samplify Systems, Inc. | Enhanced data converters using compression and decompression |
| KR100536293B1 (en) * | 2004-02-17 | 2005-12-12 | 박현주 | chip design verification apparatus and method |
| CN101976051A (en) * | 2004-02-25 | 2011-02-16 | Bep技术公司 | Method of programming processing system |
| US7770147B1 (en) * | 2004-03-08 | 2010-08-03 | Adaptec, Inc. | Automatic generators for verilog programming |
| DE102004027033B4 (en) * | 2004-03-15 | 2009-07-02 | Dspace Digital Signal Processing And Control Engineering Gmbh | Influencing device for control devices and method for influencing a control unit |
| US20050240831A1 (en) * | 2004-03-31 | 2005-10-27 | Balkman William D | Universal controller and graphical user interface |
| US7451349B2 (en) * | 2004-04-16 | 2008-11-11 | Hong Fu Jin Precision Indsutry (Shenzhen) Co., Ltd. | System and method for automatically testing motherboards |
| US7603506B2 (en) * | 2004-06-18 | 2009-10-13 | Broadcom Corporation | Motherboard with video data processing card capability |
| US7860582B2 (en) * | 2004-06-23 | 2010-12-28 | National Instruments Corporation | Compact modular embedded device |
| US20050289523A1 (en) * | 2004-06-24 | 2005-12-29 | Broadcom Corporation | Method and apparatus for transforming code of a non-proprietary program language into proprietary program language |
| US7612779B2 (en) * | 2004-06-25 | 2009-11-03 | Broadcom Corporation | Video data processing circuits and systems comprising programmable blocks or components |
| US20060035621A1 (en) * | 2004-07-21 | 2006-02-16 | Marius Ghercioiu | Measurement device with modular communication interface |
| US20060045461A1 (en) * | 2004-08-06 | 2006-03-02 | Microsoft Corporation | Methods and apparatus for project management |
| US7095280B2 (en) * | 2004-08-16 | 2006-08-22 | National Instruments Corporation | Programmable gain instrumentation amplifier having improved dielectric absorption compensation and common mode rejection ratio |
| US7594226B2 (en) | 2004-08-16 | 2009-09-22 | National Instruments Corporation | Implementation of packet-based communications in a reconfigurable hardware element |
| US7369078B2 (en) * | 2004-08-16 | 2008-05-06 | National Instruments Corporation | Flexible converter interface for use in analog-to-digital and digital-to-analog systems |
| US7183854B2 (en) * | 2004-08-17 | 2007-02-27 | National Instruments Corporation | Programmable gain instrumentation amplifier including a composite amplifier for level shifting and improved signal-to-noise ratio |
| US7721260B2 (en) * | 2004-09-08 | 2010-05-18 | Kozio, Inc. | Embedded Test I/O Engine |
| US20060085781A1 (en) * | 2004-10-01 | 2006-04-20 | Lockheed Martin Corporation | Library for computer-based tool and related system and method |
| WO2006038809A1 (en) * | 2004-10-08 | 2006-04-13 | Telefonaktiebolaget Lm Ericsson (Publ) | Persistent confirmed configuration method |
| US20060089826A1 (en) * | 2004-10-21 | 2006-04-27 | International Business Machines Corporation | Method, system and program product for defining and recording minimum and maximum count events of a simulation |
| US7392169B2 (en) * | 2004-10-21 | 2008-06-24 | International Business Machines Corporation | Method, system and program product for defining and recording minimum and maximum event counts of a simulation utilizing a high level language |
| EP1655663A1 (en) * | 2004-11-05 | 2006-05-10 | Siemens Aktiengesellschaft | Dataflow modelling in engineering systems |
| US20100174521A1 (en) * | 2004-12-03 | 2010-07-08 | Nxp B.V. | Data processing with circuit modeling |
| US7454325B2 (en) | 2004-12-07 | 2008-11-18 | International Business Machines Corporation | Method, system and program product for defining and recording threshold-qualified count events of a simulation by testcases |
| US20060123342A1 (en) * | 2004-12-08 | 2006-06-08 | International Business Machines Corporation | System and method for creating generic, reusable, and dynamic application program configuration wizards |
| US7441158B1 (en) | 2005-01-10 | 2008-10-21 | L-3 Communications Integrated Systems, L.P. | Embedded hardware debugging tool and associated method |
| US7392489B1 (en) | 2005-01-20 | 2008-06-24 | Altera Corporation | Methods and apparatus for implementing application specific processors |
| US7613858B1 (en) * | 2005-01-24 | 2009-11-03 | Altera Corporation | Implementing signal processing cores as application specific processors |
| JP4497015B2 (en) * | 2005-04-01 | 2010-07-07 | トヨタ自動車株式会社 | Heat energy recovery apparatus |
| US7627784B1 (en) * | 2005-04-06 | 2009-12-01 | Altera Corporation | Modular processor debug core connection for programmable chip systems |
| US7509250B2 (en) * | 2005-04-20 | 2009-03-24 | Honeywell International Inc. | Hardware key control of debug interface |
| US7480126B2 (en) * | 2005-04-27 | 2009-01-20 | National Instruments Corporation | Protection and voltage monitoring circuit |
| US7739668B2 (en) * | 2005-05-16 | 2010-06-15 | Texas Instruments Incorporated | Method and system of profiling applications that use virtual memory |
| US8683426B2 (en) * | 2005-06-28 | 2014-03-25 | The Mathworks, Inc. | Systems and methods for modeling execution behavior |
| US20070028216A1 (en) | 2005-07-28 | 2007-02-01 | Boss Gregory J | Systems and methods for embedded application test suites |
| GB0516763D0 (en) * | 2005-08-16 | 2005-09-21 | Ibm | A method,system and computer program product for rendering a graphical user interface |
| WO2007028226A1 (en) * | 2005-09-09 | 2007-03-15 | Ibm Canada Limited - Ibm Canada Limitee | Method and system for state machine translation |
| US7552043B2 (en) * | 2005-09-15 | 2009-06-23 | International Business Machines Corporation | Method, system and program product for selectively removing instrumentation logic from a simulation model |
| US7606950B2 (en) * | 2005-10-17 | 2009-10-20 | National Instruments Corporation | Graphical programs with direct memory access FIFO for controller/FPGA communications |
| US7945895B2 (en) * | 2005-10-17 | 2011-05-17 | National Instruments Corporation | Graphical programs with FIFO structure for controller/FPGA communications |
| WO2007050407A1 (en) | 2005-10-21 | 2007-05-03 | Deere & Company | Systems and methods for switching between autonomous and manual operation of a vehicle |
| US7945894B2 (en) * | 2005-12-05 | 2011-05-17 | National Instruments Corporation | Implementing a design flow for a programmable hardware element coupled to a processor |
| US20070143465A1 (en) * | 2005-12-06 | 2007-06-21 | Gonzalez Roberta L | Connection Tapping |
| US20070136467A1 (en) * | 2005-12-06 | 2007-06-14 | Masci Joseph M | Device Substitution |
| US9329840B1 (en) | 2005-12-30 | 2016-05-03 | The Mathworks, Inc. | Graphical programming of custom device drivers |
| JP2007183898A (en) * | 2006-01-03 | 2007-07-19 | Tatung Co | Method for testing hardware circuit block described in hardware description language |
| US8250503B2 (en) | 2006-01-18 | 2012-08-21 | Martin Vorbach | Hardware definition method including determining whether to implement a function as hardware or software |
| US20070220451A1 (en) * | 2006-03-16 | 2007-09-20 | Arizona Public Service Company | Method for modeling and documenting a network |
| JP4457083B2 (en) * | 2006-03-28 | 2010-04-28 | 富士通株式会社 | Self-test apparatus and method of the reconfigurable device mounted board |
| US7840726B2 (en) * | 2006-04-12 | 2010-11-23 | Dell Products L.P. | System and method for identifying and transferring serial data to a programmable logic device |
| US7353474B1 (en) * | 2006-04-18 | 2008-04-01 | Xilinx, Inc. | System and method for accessing signals of a user design in a programmable logic device |
| US7711537B2 (en) * | 2006-05-03 | 2010-05-04 | International Business Machines Corporation | Signals for simulation result viewing |
| US7493248B2 (en) * | 2006-05-08 | 2009-02-17 | International Business Machines Corporation | Method, system and program product supporting phase events in a simulation model of a digital system |
| US7984432B2 (en) * | 2006-05-30 | 2011-07-19 | Infineon Technologies Ag | Method for patching a read-only memory and a data processing system comprising a means of patching the read-only memory based on patch contexts |
| US7966182B2 (en) * | 2006-06-20 | 2011-06-21 | Lunis Orcutt | Voiced programming system and method |
| US7711625B2 (en) * | 2006-06-22 | 2010-05-04 | Oracle America, Inc. | Asynchronous events in meta-data driven instrumentation |
| US20070299846A1 (en) * | 2006-06-22 | 2007-12-27 | Sun Microsystems, Inc. | System and method for meta-data driven instrumentation |
| US7562084B2 (en) * | 2006-06-22 | 2009-07-14 | Sun Microsystems, Inc. | System and method for mapping between instrumentation and information model |
| US7734640B2 (en) | 2006-06-22 | 2010-06-08 | Oracle America, Inc. | Resource discovery and enumeration in meta-data driven instrumentation |
| US7676475B2 (en) * | 2006-06-22 | 2010-03-09 | Sun Microsystems, Inc. | System and method for efficient meta-data driven instrumentation |
| US20080040466A1 (en) * | 2006-06-22 | 2008-02-14 | Sun Microsystems, Inc. | System and method for object-oriented meta-data driven instrumentation |
| US20070299847A1 (en) * | 2006-06-22 | 2007-12-27 | Sun Microsystems, Inc. | System and method for instrumentation using a native-asset-interface repository |
| US7805507B2 (en) * | 2006-06-22 | 2010-09-28 | Oracle America, Inc. | Use of URI-specifications in meta-data driven instrumentation |
| US8418128B2 (en) * | 2006-06-29 | 2013-04-09 | Honeywell International Inc. | Graphical language compiler system |
| US7693257B2 (en) * | 2006-06-29 | 2010-04-06 | Accuray Incorporated | Treatment delivery optimization |
| WO2008004169A3 (en) * | 2006-07-04 | 2008-08-28 | Koninkl Philips Electronics Nv | Execution of computer instructions with reconfigurable hardware |
| US7954059B2 (en) * | 2006-07-24 | 2011-05-31 | National Instruments Corporation | Automatic conversion of text-based code having function overloading and dynamic types into a graphical program for compiled execution |
| US7975233B2 (en) * | 2006-07-24 | 2011-07-05 | National Instruments Corporation | Automatic conversion of a textual language into a graphical program representation |
| US7844908B2 (en) * | 2006-08-04 | 2010-11-30 | National Instruments Corporation | Diagram that visually indicates targeted execution |
| US7840904B2 (en) * | 2006-08-04 | 2010-11-23 | National Instruments Corporation | Execution target structure node for a graphical program |
| US8612870B2 (en) * | 2006-08-04 | 2013-12-17 | National Instruments Corporation | Graphically specifying and indicating targeted execution in a graphical program |
| WO2008024507A1 (en) * | 2006-08-24 | 2008-02-28 | Siemens Energy & Automation, Inc. | Devices, systems, and methods for configuring a programmable logic controller |
| JP2008059066A (en) * | 2006-08-29 | 2008-03-13 | Matsushita Electric Ind Co Ltd | Compiler apparatus and semiconductor integrated circuit device |
| US20080115028A1 (en) * | 2006-10-23 | 2008-05-15 | Samsung Electronics Co., Ltd. | Method and system for test verification of integrated circuit designs |
| US8683444B1 (en) | 2006-12-11 | 2014-03-25 | Synopsys, Inc. | System and method of debugging multi-threaded processes |
| US7912694B2 (en) * | 2007-01-30 | 2011-03-22 | International Business Machines Corporation | Print events in the simulation of a digital system |
| US7926036B2 (en) * | 2007-04-26 | 2011-04-12 | Microsoft Corporation | Technologies for code failure proneness estimation |
| US20080288919A1 (en) * | 2007-05-14 | 2008-11-20 | Microsoft Corporation | Encoding of Symbol Table in an Executable |
| US8175099B2 (en) * | 2007-05-14 | 2012-05-08 | Microsoft Corporation | Embedded system development platform |
| CA2696082A1 (en) * | 2007-08-10 | 2009-02-19 | Smiths Medical Asd, Inc. | System for controlling medical devices |
| US8484611B2 (en) * | 2007-10-15 | 2013-07-09 | International Business Machines Corporation | Method and system for simplified assembly of information processing applications |
| US8312426B2 (en) * | 2008-01-07 | 2012-11-13 | International Business Machines Corporation | Method and system for simplified service composition in web environment |
| US8141047B2 (en) * | 2008-01-07 | 2012-03-20 | International Business Machines Corporation | Dependent object framework for junit testing and software application component |
| US8245122B2 (en) * | 2008-01-08 | 2012-08-14 | International Business Machines Corporation | Method and system for modeling user requests, applications and components used in dynamic application assembly |
| US8239828B2 (en) * | 2008-01-08 | 2012-08-07 | International Business Machines Corporation | Method of recovering from software failures using replanning |
| DE102008017289A1 (en) * | 2008-03-03 | 2009-09-10 | Rohde & Schwarz Gmbh & Co. Kg | Customizable instrument and method for adapting |
| US8640149B2 (en) * | 2008-03-26 | 2014-01-28 | International Business Machines Corporation | Method and apparatus for dynamic web service composition and invocation |
| US8561025B1 (en) * | 2008-03-31 | 2013-10-15 | Apigee Corporation | Flow and module level detecting and debugging with inclusion of generated log statements |
| US8305903B1 (en) * | 2008-03-31 | 2012-11-06 | C Speed, Llc | Data acquisition system for test and measurement signals |
| US8949140B2 (en) * | 2008-04-21 | 2015-02-03 | International Business Machines Corporation | Method and system for dynamic software reconfiguration triggered by component- or system- initiated events |
| GB2462997B (en) * | 2008-04-23 | 2010-09-08 | Wolfson Microelectronics Plc | Method and apparatus for configuring a device |
| US8898624B2 (en) * | 2008-05-05 | 2014-11-25 | International Business Machines Corporation | Method and apparatus for simplified assembly of parametric information processing applications |
| US8539443B2 (en) * | 2008-05-13 | 2013-09-17 | National Instruments Corporation | Edit time analyzer in a loosely typed textual language |
| US8117589B2 (en) * | 2008-06-26 | 2012-02-14 | Microsoft Corporation | Metadata driven API development |
| KR20110036580A (en) * | 2008-07-24 | 2011-04-07 | 가부시키가이샤 유포 코포레숀 | Light reflector, and planar light source device and illuminating device using light reflector |
| US8291390B2 (en) * | 2008-07-30 | 2012-10-16 | National Instruments Corporation | Testing a graphical program intended for a programmable hardware element |
| US20100030874A1 (en) * | 2008-08-01 | 2010-02-04 | Louis Ormond | System and method for secure state notification for networked devices |
| US20100030598A1 (en) * | 2008-08-01 | 2010-02-04 | Electronic Data Systems Corporation | Platform provisioning system and method |
| US8266254B2 (en) * | 2008-08-19 | 2012-09-11 | International Business Machines Corporation | Allocating resources in a distributed computing environment |
| US8327117B2 (en) * | 2008-08-29 | 2012-12-04 | Rolls-Royce Corporation | Reconfigurable FADEC with flash based FPGA control channel and ASIC sensor signal processor for aircraft engine control |
| US9123093B1 (en) * | 2008-08-29 | 2015-09-01 | Cognex Corporation | Vision inspection programming method and apparatus |
| WO2010051555A1 (en) * | 2008-11-03 | 2010-05-06 | Enginelab, Inc. | System and method of dynamically building a behavior model on a hardware system |
| US8160857B2 (en) | 2008-12-16 | 2012-04-17 | International Business Machines Corporation | Selective compilation of a simulation model in view of unavailable higher level signals |
| US8453080B2 (en) * | 2008-12-16 | 2013-05-28 | International Business Machines Corporation | Model build in the presence of a non-binding reference |
| US8201137B1 (en) * | 2009-03-06 | 2012-06-12 | Cadence Design Systems, Inc. | Method and apparatus for AMS simulation of integrated circuit design |
| US8479161B2 (en) * | 2009-03-18 | 2013-07-02 | Oracle International Corporation | System and method for performing software due diligence using a binary scan engine and parallel pattern matching |
| US20120005693A1 (en) * | 2010-01-08 | 2012-01-05 | Cypress Semiconductor Corporation | Development, Programming, and Debugging Environment |
| WO2010129909A1 (en) * | 2009-05-07 | 2010-11-11 | Cypress Semiconductor Corporation | Development, programming, and debugging environment |
| US8392876B2 (en) * | 2009-05-18 | 2013-03-05 | National Instruments Corporation | Cooperative execution of graphical data flow programs in multiple browsers |
| US8479156B2 (en) * | 2009-06-18 | 2013-07-02 | National Instruments Corporation | Providing target specific information for textual code at edit time |
| US8423981B2 (en) | 2009-06-18 | 2013-04-16 | National Instruments Corporation | Compiling a graphical program having a textual language program portion for a real time target |
| US20110004589A1 (en) * | 2009-07-06 | 2011-01-06 | Rockwell Automation Technologies, Inc. | Diagnostics in a distributed directory system |
| JP5407631B2 (en) * | 2009-07-21 | 2014-02-05 | 富士ゼロックス株式会社 | Circuit information generating apparatus, a function execution system, and program |
| US8151218B2 (en) * | 2009-07-29 | 2012-04-03 | National Instruments Corporation | Evaluation of graphical program nodes |
| US9836376B2 (en) * | 2009-09-24 | 2017-12-05 | Contec, Llc | Method and system for automated test of end-user devices |
| US20110078510A1 (en) * | 2009-09-30 | 2011-03-31 | Virtera | Computer Software and Hardware Evaluation System and Device |
| US8290725B2 (en) * | 2009-11-18 | 2012-10-16 | National Instruments Corporation | Synchronized reconfiguration of measurement modules |
| US7908348B2 (en) * | 2009-11-30 | 2011-03-15 | General Electric Company | Dynamic installation and uninstallation system of renewable energy farm hardware |
| FR2956525B1 (en) | 2010-02-16 | 2016-01-08 | Airbus Operations Sas | Connection system and simulator using such a connection system |
| US20110209116A1 (en) * | 2010-02-19 | 2011-08-25 | Embedded Logix, Inc. | Programming Method and System For DAQ-Containing Device |
| US20110225524A1 (en) * | 2010-03-10 | 2011-09-15 | Cifra Christopher G | Multi-Touch Editing in a Graphical Programming Language |
| US20110258569A1 (en) * | 2010-04-20 | 2011-10-20 | Microsoft Corporation | Display of filtered data via frequency distribution |
| US8719797B2 (en) * | 2010-05-18 | 2014-05-06 | Blackberry Limited | System and method for debugging dynamically generated code of an application |
| US20110289469A1 (en) * | 2010-05-21 | 2011-11-24 | Huang Thomas B | Virtual interconnection method and apparatus |
| US8739150B2 (en) * | 2010-05-28 | 2014-05-27 | Smartshift Gmbh | Systems and methods for dynamically replacing code objects via conditional pattern templates |
| US8521483B1 (en) | 2010-06-02 | 2013-08-27 | Cadence Design Systems, Inc. | Method and apparatus for concurrent design of modules across different design entry tools targeted to single simulation |
| US8316342B1 (en) * | 2010-06-02 | 2012-11-20 | Cadence Design Systems, Inc. | Method and apparatus for concurrent design of modules across different design entry tools targeted to a single layout |
| US8954870B2 (en) * | 2010-10-08 | 2015-02-10 | Irise | System and method for extending a visualization platform |
| JP5626786B2 (en) * | 2010-11-09 | 2014-11-19 | インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ | Software development support method and software development support system and software development support program |
| US8826260B2 (en) * | 2011-01-11 | 2014-09-02 | Intuit Inc. | Customization of mobile-application delivery |
| US8874397B2 (en) * | 2011-01-14 | 2014-10-28 | National Instruments Corporation | User-invoked calibration of modular system using an embedded calibration signal generator |
| CN102685931A (en) * | 2011-03-17 | 2012-09-19 | 中兴通讯股份有限公司 | Wireless communication transmission system and wireless communication transmission method based on software radio |
| US9104443B2 (en) * | 2011-03-31 | 2015-08-11 | GM Global Technology Operations LLC | Control software with programmable arrays that are configurable for vehicles having different propulsion system configurations |
| JP5691752B2 (en) * | 2011-04-01 | 2015-04-01 | セイコーエプソン株式会社 | Rewriting data, data rewriting apparatus and rewrite program |
| US8954920B2 (en) * | 2011-04-21 | 2015-02-10 | Haik Biglari | Apparatus for developing embedded software and a process for making the same |
| US8762113B2 (en) * | 2011-06-03 | 2014-06-24 | Sony Computer Entertainment America Llc | Method and apparatus for load testing online server systems |
| US8782525B2 (en) | 2011-07-28 | 2014-07-15 | National Insturments Corporation | Displaying physical signal routing in a diagram of a system |
| US9047007B2 (en) | 2011-07-28 | 2015-06-02 | National Instruments Corporation | Semantic zoom within a diagram of a system |
| US8713482B2 (en) | 2011-07-28 | 2014-04-29 | National Instruments Corporation | Gestures for presentation of different views of a system diagram |
| US9063673B2 (en) * | 2011-08-30 | 2015-06-23 | Uniquesoft, Llc | System and method for implementing application code from application requirements |
| US8671389B1 (en) * | 2011-09-27 | 2014-03-11 | Google Inc. | Web application resource manager on the web and localizable components |
| US20130227367A1 (en) * | 2012-01-17 | 2013-08-29 | Allen J. Czamara | Test IP-Based A.T.E. Instrument Architecture |
| JP5833502B2 (en) * | 2012-06-04 | 2015-12-16 | 株式会社アドバンテスト | Test program |
| US8650525B2 (en) * | 2012-06-22 | 2014-02-11 | Altera Corporation | Integrated circuit compilation |
| US8806085B2 (en) | 2012-08-09 | 2014-08-12 | Ge Intelligent Platforms, Inc. | Application specific integrated circuit (ASIC) disposed in input/output module connectable to programmable logic controller (PLC) based systems having plurality of connection paths |
| US20140059518A1 (en) * | 2012-08-24 | 2014-02-27 | Velocio Networks, Inc. | Method for Object Oriented Programming of Programmable Logic Controllers in Graphical Programming Languages |
| JP6210187B2 (en) * | 2012-10-23 | 2017-10-11 | セイコーエプソン株式会社 | Integrated circuit device, a physical quantity measuring device, electronic equipment and mobile |
| US9611797B2 (en) * | 2012-10-30 | 2017-04-04 | National Instruments Corporation | Direct injection flexible multiplexing scheme |
| US20140157238A1 (en) * | 2012-11-30 | 2014-06-05 | Microsoft Corporation | Systems and methods of assessing software quality for hardware devices |
| US9176852B2 (en) * | 2012-12-10 | 2015-11-03 | International Business Machines Corporation | Role-oriented testbed environments for use in test automation |
| US20140236527A1 (en) * | 2013-02-21 | 2014-08-21 | Advantest Corporation | Cloud based infrastructure for supporting protocol reconfigurations in protocol independent device testing systems |
| US9122622B1 (en) | 2013-02-26 | 2015-09-01 | Digital Dynamics, Inc. | Configurable input/output controller system |
| US20140278328A1 (en) * | 2013-03-15 | 2014-09-18 | Nvidia Corporation | System, method, and computer program product for constructing a data flow and identifying a construct |
| US9323502B2 (en) | 2013-03-15 | 2016-04-26 | Nvidia Corporation | System, method, and computer program product for altering a line of code |
| US9015643B2 (en) | 2013-03-15 | 2015-04-21 | Nvidia Corporation | System, method, and computer program product for applying a callback function to data values |
| US9286032B2 (en) | 2013-03-15 | 2016-03-15 | International Business Machines Corporation | Automated software composition |
| US9171115B2 (en) | 2013-04-10 | 2015-10-27 | Nvidia Corporation | System, method, and computer program product for translating a common hardware database into a logic code model |
| US9015646B2 (en) | 2013-04-10 | 2015-04-21 | Nvidia Corporation | System, method, and computer program product for translating a hardware language into a source database |
| US9021408B2 (en) | 2013-04-10 | 2015-04-28 | Nvidia Corporation | System, method, and computer program product for translating a source database into a common hardware database |
| DE102013104320A1 (en) * | 2013-04-29 | 2014-10-30 | Dspace Digital Signal Processing And Control Engineering Gmbh | Flexible partitioning of the I / O channels of a hardware eBeam |
| US9445522B2 (en) * | 2013-05-03 | 2016-09-13 | Taeho Um | Structurally-embedded construction, design, and maintenance record data management system and related method |
| US9086688B2 (en) * | 2013-07-09 | 2015-07-21 | Fisher-Rosemount Systems, Inc. | State machine function block with user-definable actions on a transition between states |
| CN103441677B (en) * | 2013-08-21 | 2015-09-16 | 中国人民解放军海军工程大学 | Modular medium-voltage intermediate megawatt three-level inverter full bridge DC |
| GB201316073D0 (en) * | 2013-09-10 | 2013-10-23 | Pace Plc | System and method for communication between a programmer interface and an electronic device |
| US9182951B1 (en) * | 2013-10-04 | 2015-11-10 | Progress Software Corporation | Multi-ecosystem application platform as a service (aPaaS) |
| US9250893B2 (en) * | 2014-05-14 | 2016-02-02 | Western Digital Technologies, Inc. | Virtualized and automated software build system |
| US20150339127A1 (en) * | 2014-05-23 | 2015-11-26 | National Instruments Corporation | Configuration Change Tracking for Measurement Devices |
| US9483282B1 (en) * | 2014-05-30 | 2016-11-01 | Altera Corporation | Methods and systems for run-time hardware configuration change management |
| US9195457B1 (en) * | 2014-06-11 | 2015-11-24 | Amazon Technologies, Inc. | Interactive application programming interface documentation |
| US20160162294A1 (en) * | 2014-12-07 | 2016-06-09 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Reconfigurable processors and methods for collecting computer program instruction execution statistics |
| JP6125119B2 (en) * | 2015-03-26 | 2017-05-10 | 三菱電機株式会社 | System design support apparatus, system design support method and system design support program |
| US9547479B2 (en) * | 2015-03-30 | 2017-01-17 | Keysight Technologies, Inc. | Method for adapting GUI-based instrument components in a visual programming language |
| US9836300B2 (en) * | 2015-06-16 | 2017-12-05 | Lear Corporation | Method for updating vehicle ECUs using differential update packages |
| ES2562153B2 (en) * | 2015-08-10 | 2016-10-07 | Keysight Technologies Singapore (Holdings) Pte. Ltd. | System and hardware configuration method programmable control instrumentation, test and measurement |
| US20170070253A1 (en) * | 2015-08-20 | 2017-03-09 | GM Global Technology Operations LLC | Configurable communications module |
| US20170344448A1 (en) * | 2016-05-26 | 2017-11-30 | International Business Machines Corporation | Comprehensive testing of computer hardware configurations |
Citations (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4849880A (en) | 1985-11-18 | 1989-07-18 | John Fluke Mfg. Co., Inc. | Virtual machine programming system |
| US4901221A (en) | 1986-04-14 | 1990-02-13 | National Instruments, Inc. | Graphical system for modelling a process and associated method |
| US5005119A (en) * | 1987-03-02 | 1991-04-02 | General Electric Company | User interactive control of computer programs and corresponding versions of input/output data flow |
| US5109504A (en) | 1989-12-29 | 1992-04-28 | Texas Instruments Incorporated | Graphics program adaptor |
| US5164911A (en) * | 1989-12-15 | 1992-11-17 | Hewlett-Packard Company | Schematic capture method having different model couplers for model types for changing the definition of the schematic based upon model type selection |
| US5197016A (en) * | 1988-01-13 | 1993-03-23 | International Chip Corporation | Integrated silicon-software compiler |
| US5309556A (en) | 1986-03-07 | 1994-05-03 | Hewlett-Packard Company | Method for using interactive computer graphics to control electronic instruments |
| WO1994010627A1 (en) | 1992-11-05 | 1994-05-11 | Giga Operations Corporation | System for compiling algorithmic language source code into hardware |
| WO1994015311A1 (en) | 1992-12-28 | 1994-07-07 | Xilinx, Inc. | Method for entering state flow diagrams using schematic editor programs |
| US5437464A (en) | 1991-08-30 | 1995-08-01 | Kabushiki Kaisha Sega Enterprises | Data reading and image processing system for CD-ROM |
| US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
| WO1996014618A1 (en) | 1994-11-04 | 1996-05-17 | Medialink Technologies Corporation | A method and apparatus for controlling non-computer system devices by manipulating a graphical representation |
| US5541849A (en) | 1990-04-06 | 1996-07-30 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters |
| US5555201A (en) | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
| US5566295A (en) | 1994-01-25 | 1996-10-15 | Apple Computer, Inc. | Extensible simulation system and graphical programming method |
| US5583749A (en) | 1994-11-30 | 1996-12-10 | Altera Corporation | Baseboard and daughtercard apparatus for reconfigurable computing systems |
| US5603043A (en) | 1992-11-05 | 1997-02-11 | Giga Operations Corporation | System for compiling algorithmic language source code for implementation in programmable hardware |
| US5630164A (en) * | 1992-02-27 | 1997-05-13 | Associative Measurements Pty. Ltd. | Scientific instrument emulator having a computer and an analog signal interface for real-time signal processing |
| US5638299A (en) | 1995-06-22 | 1997-06-10 | Miller; Keith | Light weight, self-contained programmable data-acquisition system |
| US5652875A (en) | 1993-09-27 | 1997-07-29 | Giga Operations Corporation | Implementation of a selected instruction set CPU in programmable hardware |
| US5684980A (en) | 1992-07-29 | 1997-11-04 | Virtual Computer Corporation | FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions |
| US5732277A (en) | 1986-10-24 | 1998-03-24 | National Instruments Corporation | Graphical system for modelling a process and associated method |
| US5737235A (en) | 1995-05-02 | 1998-04-07 | Xilinx Inc | FPGA with parallel and serial user interfaces |
| US5784275A (en) | 1996-09-23 | 1998-07-21 | National Instruments Corporation | System and method for performing interface independent virtual instrumentation functions in a graphical data flow program |
| US5847955A (en) | 1994-05-04 | 1998-12-08 | National Instruments Corporation | System and method for controlling an instrumentation system |
| US6064409A (en) | 1993-09-22 | 2000-05-16 | National Instruments Corporation | System and method for providing audio probe and debugging features in a graphical data flow program |
| US6226776B1 (en) | 1997-09-16 | 2001-05-01 | Synetry Corporation | System for converting hardware designs in high-level programming language to hardware implementations |
| US6230307B1 (en) | 1998-01-26 | 2001-05-08 | Xilinx, Inc. | System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects |
| US6311149B1 (en) * | 1997-08-18 | 2001-10-30 | National Instruments Corporation | Reconfigurable test system |
| US6564368B1 (en) * | 1998-10-01 | 2003-05-13 | Call Center Technology, Inc. | System and method for visual application development without programming |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07168610A (en) | 1991-02-22 | 1995-07-04 | Siemens Ag | Memory programmable controller and operation method therefor |
| DE69232869T2 (en) | 1991-02-28 | 2003-09-04 | Ass Measurement Pty Ltd | Scientific emulator device |
| JP2815281B2 (en) * | 1993-04-19 | 1998-10-27 | 株式会社ピーエフユー | Digital circuit design support system and method |
| US6023565A (en) * | 1996-03-29 | 2000-02-08 | Xilinx, Inc. | Method for configuring circuits over a data communications link |
| US6247147B1 (en) * | 1997-10-27 | 2001-06-12 | Altera Corporation | Enhanced embedded logic analyzer |
| US6112020A (en) * | 1996-10-31 | 2000-08-29 | Altera Corporation | Apparatus and method for generating configuration and test files for programmable logic devices |
| US6009256A (en) * | 1997-05-02 | 1999-12-28 | Axis Systems, Inc. | Simulation/emulation system and method |
| US6282627B1 (en) * | 1998-06-29 | 2001-08-28 | Chameleon Systems, Inc. | Integrated processor and programmable data path chip for reconfigurable computing |
| US6219628B1 (en) | 1997-08-18 | 2001-04-17 | National Instruments Corporation | System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations |
| US6052524A (en) * | 1998-05-14 | 2000-04-18 | Software Development Systems, Inc. | System and method for simulation of integrated hardware and software components |
| US6539438B1 (en) * | 1999-01-15 | 2003-03-25 | Quickflex Inc. | Reconfigurable computing system and method and apparatus employing same |
| JP2001060210A (en) * | 1999-08-20 | 2001-03-06 | Nec Corp | Lsi verification method and device and recording medium |
| US6571373B1 (en) * | 2000-01-31 | 2003-05-27 | International Business Machines Corporation | Simulator-independent system-on-chip verification methodology |
| US6802026B1 (en) * | 2001-05-15 | 2004-10-05 | Xilinx, Inc. | Parameterizable and reconfigurable debugger core generators |
Patent Citations (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4849880A (en) | 1985-11-18 | 1989-07-18 | John Fluke Mfg. Co., Inc. | Virtual machine programming system |
| US5309556A (en) | 1986-03-07 | 1994-05-03 | Hewlett-Packard Company | Method for using interactive computer graphics to control electronic instruments |
| US4901221A (en) | 1986-04-14 | 1990-02-13 | National Instruments, Inc. | Graphical system for modelling a process and associated method |
| US5732277A (en) | 1986-10-24 | 1998-03-24 | National Instruments Corporation | Graphical system for modelling a process and associated method |
| US5005119A (en) * | 1987-03-02 | 1991-04-02 | General Electric Company | User interactive control of computer programs and corresponding versions of input/output data flow |
| US5197016A (en) * | 1988-01-13 | 1993-03-23 | International Chip Corporation | Integrated silicon-software compiler |
| US5164911A (en) * | 1989-12-15 | 1992-11-17 | Hewlett-Packard Company | Schematic capture method having different model couplers for model types for changing the definition of the schematic based upon model type selection |
| US5109504A (en) | 1989-12-29 | 1992-04-28 | Texas Instruments Incorporated | Graphics program adaptor |
| US5541849A (en) | 1990-04-06 | 1996-07-30 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters |
| US5555201A (en) | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
| US5437464A (en) | 1991-08-30 | 1995-08-01 | Kabushiki Kaisha Sega Enterprises | Data reading and image processing system for CD-ROM |
| US5630164A (en) * | 1992-02-27 | 1997-05-13 | Associative Measurements Pty. Ltd. | Scientific instrument emulator having a computer and an analog signal interface for real-time signal processing |
| US5684980A (en) | 1992-07-29 | 1997-11-04 | Virtual Computer Corporation | FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions |
| US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
| US5535342A (en) | 1992-11-05 | 1996-07-09 | Giga Operations Corporation | Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols |
| US5603043A (en) | 1992-11-05 | 1997-02-11 | Giga Operations Corporation | System for compiling algorithmic language source code for implementation in programmable hardware |
| WO1994010627A1 (en) | 1992-11-05 | 1994-05-11 | Giga Operations Corporation | System for compiling algorithmic language source code into hardware |
| WO1994015311A1 (en) | 1992-12-28 | 1994-07-07 | Xilinx, Inc. | Method for entering state flow diagrams using schematic editor programs |
| US6064409A (en) | 1993-09-22 | 2000-05-16 | National Instruments Corporation | System and method for providing audio probe and debugging features in a graphical data flow program |
| US5652875A (en) | 1993-09-27 | 1997-07-29 | Giga Operations Corporation | Implementation of a selected instruction set CPU in programmable hardware |
| US5566295A (en) | 1994-01-25 | 1996-10-15 | Apple Computer, Inc. | Extensible simulation system and graphical programming method |
| US5847955A (en) | 1994-05-04 | 1998-12-08 | National Instruments Corporation | System and method for controlling an instrumentation system |
| WO1996014618A1 (en) | 1994-11-04 | 1996-05-17 | Medialink Technologies Corporation | A method and apparatus for controlling non-computer system devices by manipulating a graphical representation |
| US5583749A (en) | 1994-11-30 | 1996-12-10 | Altera Corporation | Baseboard and daughtercard apparatus for reconfigurable computing systems |
| US5737235A (en) | 1995-05-02 | 1998-04-07 | Xilinx Inc | FPGA with parallel and serial user interfaces |
| US5638299A (en) | 1995-06-22 | 1997-06-10 | Miller; Keith | Light weight, self-contained programmable data-acquisition system |
| US5784275A (en) | 1996-09-23 | 1998-07-21 | National Instruments Corporation | System and method for performing interface independent virtual instrumentation functions in a graphical data flow program |
| US6311149B1 (en) * | 1997-08-18 | 2001-10-30 | National Instruments Corporation | Reconfigurable test system |
| US6226776B1 (en) | 1997-09-16 | 2001-05-01 | Synetry Corporation | System for converting hardware designs in high-level programming language to hardware implementations |
| US6230307B1 (en) | 1998-01-26 | 2001-05-08 | Xilinx, Inc. | System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects |
| US6564368B1 (en) * | 1998-10-01 | 2003-05-13 | Call Center Technology, Inc. | System and method for visual application development without programming |
Non-Patent Citations (27)
| Title |
|---|
| "LabVIEW User Manual for Windows", National Instruments Co., pp. 4/1-21. |
| Beguelin et al., "Visualization and Debugging in a Heterogenous Environment," IEEE, pp. 88-95. |
| Christian Boulay, Michel Lafortune and Robert Guardo; "A High Throughput Controller for a 256-channel Cardiac Potential Mapping System"; Canadian Conference on Electrical and Computer Engineering; Sep. 1995; pp. 539-542; vol. 1. |
| Douglas, Bruce D., Ph.D., Custom Embedded Communication Protocols, Conference Proceedings of Embedded Systems Conference East, Mar. 10-12, 1997, Boston, Massachusetts, pp. 637-657. |
| Fountain, T, Software advances in measurement and instrumentation, IEEE, 1993, 47 pages. * |
| H.J.W. Spoelder, A.H. Ullings and F.C.A. Groen; "Virtual Instrumentation: A Survey of Standards and their Interrelation", IEEE Technology Conference Instrumentation and Measurement; May 1997; pp. 676-681, vol. 1. |
| International Search Report for PCT/US 98/10916 dated Sep. 17, 1998. |
| International Search Report for PCT/US 98/13040 mailed Dec. 22, 1998. |
| Jamal et al., "The Applicability of the Visual Programming Language LabView to Large Real-World Application," IEEE, pp. 99-106. |
| L. Collamati, F. Filippetti, G. Franceschini, S. Pirani and C. Tassoni; "Induction Machine Stator Fault On-line Diagnosis Based on LabVIEW Enivronment"; Mediterranean Electrotechnical Conference; May 1996; pp. 495-498; vol. 1. |
| Labrosse, Jean, "Designing with Real-Time Kernels," Conference Proceedings of Embedded Systems Conference East, Mar. 10-12, 1997, Boston, Massachusetts, pp. 379-389. |
| Labrosse, Jean, "Inside Real-Time Kernels," Conference Proceedings of Embedded Systems Conference East, Mar. 10-12, 1997, Boston, Massachusetts, pp. 205-214. |
| Luc De Coster; "Grape-II: An Introduction" [online]; Automatic Control and Computer Architectures Department; Katholieke Universiteit Leuven, Belgium, Feb. 22, 1996 Retrieved from the Internet: http://www.esat.kuleuven.ac.be/acca, 25 pages. |
| Marleen Ade, Rudy Lauwereins and J.A. Peperstraete; "Hardware-Software Codesign with Grape"; Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, Jun. 1995; pp. 40-47. |
| Michael Petronino, Ray Bambha, James Carswell and Wayne Burleson; "An FPGA-base Data Acquisition System for a 95 GHz. W-band Radar"; IEEE International Conference on Acoustics, Speech and Signal Processing; Apr. 1997; pp. 4105-4108; vol. 5. |
| Operating Systems, 2<SUP>nd </SUP>Ed. By Williams Stallings, Prentice Hall, 1995, "Multiprocessor and Real-Time Scheduling", pp. 394-415. |
| Papp, Z et al, A system architecture for distributed implmentation of virtual measurement systems, Mar. 1999, IEEE, 9 pages. * |
| Patrick Lysaght and Jon Stockwood; "A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays"; IEEE Transactions on Very Large Scale Integration Systems; Sep. 1996; pp. 381-390; vol. 4, Issue 3. |
| Per-Arne Wiberg, "Graphical Programming of Time-Deterministic Real-Time Systems," IEEE, pp. 173-180. |
| R.S.D. Wahidabanu, M.A. Panneer Selvam and K. Udaya Kumar; "Virtual Instrumentation with Graphical Programming for Enhanced Detection & Monitoring of Partial Discharges"; Electrical Insulation Conference Sep. 1997; pp. 291-296. |
| Rudy Lauwereins, Marc Engels Marleen Ade and J.A. Peperstraete; "Grape-II: A System-Level Prototyping Environment for DSP Applications"; Computer; Feb. 1995; pp. 35-43; vol. 28, Issue 2. |
| Scott Hauck, et al, Software Technologies for Reconfigurable Systems, Northwestern University, Dept of ECE, Techinical Report, 1996, 40 pages. * |
| Sujatha Srinivasan, M. Bodruzzaman, A. Shirkhodaie and M. Malkani; "LabVIEW program Design for On-Line Data Acquisition and Predictive Maintenance", Proc. of the 30th Southeastern Symp. on System Theory, Mar. 1998; pp. 520-524. |
| Wenban, A, Brown, G, A software debelopment system for FPGA-based data acquisition systems, IEEE, Apr. 1996, 12 pages. * |
| Xiao-Yu, et al., "Software Environment for WASMII: A Data Driven Machine with a Virtual Harware," Field Programmable Logic Architectures, Synthesis and Applications, 4<SUP>th </SUP>International Workshop on Field-Programmable Logic and Applications, FPL '94 Proceedings, Berlin Germany, 1994. |
| XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, No. 2, Aug. 1993, pp. 191-214. |
| XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, No. 1, Jan. 1996, pp. 55-63. |
Cited By (90)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8996938B2 (en) | 1998-03-25 | 2015-03-31 | Intellectual Ventures I Llc | On-chip service processor |
| US8074217B2 (en) | 2000-06-21 | 2011-12-06 | Microsoft Corporation | Methods and systems for delivering software |
| US7979856B2 (en) | 2000-06-21 | 2011-07-12 | Microsoft Corporation | Network-based software extensions |
| US9843327B1 (en) | 2000-10-26 | 2017-12-12 | Cypress Semiconductor Corporation | PSOC architecture |
| US9766650B2 (en) | 2000-10-26 | 2017-09-19 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
| US8358150B1 (en) | 2000-10-26 | 2013-01-22 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
| US8555032B2 (en) | 2000-10-26 | 2013-10-08 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
| US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
| US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
| US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
| US8736303B2 (en) | 2000-10-26 | 2014-05-27 | Cypress Semiconductor Corporation | PSOC architecture |
| US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
| US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
| US8793635B1 (en) | 2001-10-24 | 2014-07-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
| US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
| US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
| US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
| US8533677B1 (en) | 2001-11-19 | 2013-09-10 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
| US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
| US8527949B1 (en) | 2001-11-19 | 2013-09-03 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
| US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
| US8370791B2 (en) | 2001-11-19 | 2013-02-05 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
| US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
| US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
| US20040006636A1 (en) * | 2002-04-19 | 2004-01-08 | Oesterreicher Richard T. | Optimized digital media delivery engine |
| US7899924B2 (en) | 2002-04-19 | 2011-03-01 | Oesterreicher Richard T | Flexible streaming hardware |
| US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
| US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
| US8117552B2 (en) * | 2003-03-24 | 2012-02-14 | Microsoft Corporation | Incrementally designing electronic forms and hierarchical schemas |
| US8918729B2 (en) | 2003-03-24 | 2014-12-23 | Microsoft Corporation | Designing electronic forms |
| US9229917B2 (en) | 2003-03-28 | 2016-01-05 | Microsoft Technology Licensing, Llc | Electronic form user interfaces |
| US8892993B2 (en) | 2003-08-01 | 2014-11-18 | Microsoft Corporation | Translation file |
| US9239821B2 (en) | 2003-08-01 | 2016-01-19 | Microsoft Technology Licensing, Llc | Translation file |
| US9268760B2 (en) | 2003-08-06 | 2016-02-23 | Microsoft Technology Licensing, Llc | Correlation, association, or correspondence of electronic forms |
| US8429522B2 (en) | 2003-08-06 | 2013-04-23 | Microsoft Corporation | Correlation, association, or correspondence of electronic forms |
| US7971139B2 (en) | 2003-08-06 | 2011-06-28 | Microsoft Corporation | Correlation, association, or correspondence of electronic forms |
| US7893724B2 (en) | 2004-03-25 | 2011-02-22 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
| US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
| US8487879B2 (en) | 2004-10-29 | 2013-07-16 | Microsoft Corporation | Systems and methods for interacting with a computer through handwriting to a screen |
| US7937651B2 (en) | 2005-01-14 | 2011-05-03 | Microsoft Corporation | Structural editing operations for network forms |
| US20090066427A1 (en) * | 2005-02-04 | 2009-03-12 | Aaron Brennan | Poly-phase frequency synthesis oscillator |
| US8085100B2 (en) | 2005-02-04 | 2011-12-27 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
| US8010515B2 (en) | 2005-04-15 | 2011-08-30 | Microsoft Corporation | Query to an electronic form |
| US8120408B1 (en) | 2005-05-05 | 2012-02-21 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
| US8200975B2 (en) | 2005-06-29 | 2012-06-12 | Microsoft Corporation | Digital signatures for network forms |
| US8001459B2 (en) | 2005-12-05 | 2011-08-16 | Microsoft Corporation | Enabling electronic documents for limited-capability computing devices |
| US9210234B2 (en) | 2005-12-05 | 2015-12-08 | Microsoft Technology Licensing, Llc | Enabling electronic documents for limited-capability computing devices |
| US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
| US8717042B1 (en) | 2006-03-27 | 2014-05-06 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
| US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
| US20070282767A1 (en) * | 2006-05-10 | 2007-12-06 | Fan-Tien Cheng | Method for Evaluating Reliance Level of a Virtual Metrology System |
| US7593912B2 (en) * | 2006-05-10 | 2009-09-22 | National Cheng Kung University | Method for evaluating reliance level of a virtual metrology system in product manufacturing |
| US7681201B2 (en) | 2006-08-04 | 2010-03-16 | Lectronix | Method and system for integrating and controlling components and subsystems |
| US7568178B2 (en) | 2006-10-18 | 2009-07-28 | National Insturments Corporation | System simulation and graphical data flow programming in a common environment using wire data flow |
| US8146050B2 (en) | 2006-10-18 | 2012-03-27 | National Instruments Corporation | Graphical program with physical simulation and data flow portions |
| US20080109779A1 (en) * | 2006-10-18 | 2008-05-08 | Moriat Alain G | System Simulation and Graphical Data Flow Programming in a Common Environment |
| US20090254323A1 (en) * | 2006-10-18 | 2009-10-08 | Moriat Alain G | Graphical Program with Physical Simulation and Data Flow Portions |
| US20080147371A1 (en) * | 2006-12-13 | 2008-06-19 | Gupton Kyle P | User Defined Virtual Instruments in a Simulation Environment |
| US8476928B1 (en) | 2007-04-17 | 2013-07-02 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
| US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
| US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
| US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
| US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
| US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
| US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
| US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
| US9720805B1 (en) * | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
| US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
| US8909960B1 (en) | 2007-04-25 | 2014-12-09 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
| US8788959B1 (en) | 2007-04-25 | 2014-07-22 | Cypress Semiconductor Corporation | System and method for monitoring a target device |
| US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
| US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
| US7840843B2 (en) * | 2007-11-20 | 2010-11-23 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | System and method for testing an embedded system |
| US20090132857A1 (en) * | 2007-11-20 | 2009-05-21 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | System and method for testing an embedded system |
| US8086547B2 (en) | 2008-06-16 | 2011-12-27 | International Business Machines Corporation | Data pattern generation, modification and management utilizing a semantic network-based graphical interface |
| US20090309712A1 (en) * | 2008-06-16 | 2009-12-17 | International Business Machines Corporation | Pattern-driven communication architecture |
| US20090313187A1 (en) * | 2008-06-16 | 2009-12-17 | International Business Machines Corporation | Data pattern generation, modification and management utilizing a semantic network-based graphical interface |
| US8776019B2 (en) | 2008-12-05 | 2014-07-08 | Invensys Systems, Inc. | Configurator with embedded firmware for offline instrument user settings implementation |
| US8315828B2 (en) * | 2009-04-21 | 2012-11-20 | Sb Limotive Co., Ltd. | Battery management system and driving method for the same |
| US20100268493A1 (en) * | 2009-04-21 | 2010-10-21 | Yongjun Tae | Battery management system and driving method for the same |
| US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
| US8744832B2 (en) * | 2010-11-02 | 2014-06-03 | Global Unichip Corporation | Hybrid electronic design system and reconfigurable connection matrix thereof |
| US20120110525A1 (en) * | 2010-11-02 | 2012-05-03 | Global Unichip Corporation | Hybrid electronic design system and reconfigurable connection matrix thereof |
| US8605613B2 (en) | 2010-12-15 | 2013-12-10 | Apple Inc. | Mobile hardware and network environment simulation |
| US9910086B2 (en) | 2012-01-17 | 2018-03-06 | Allen Czamara | Test IP-based A.T.E. instrument architecture |
| US8924949B2 (en) | 2012-02-17 | 2014-12-30 | National Instruments Corporation | Synchronization modules for performing synchronization of programmable hardware elements |
| US8938716B2 (en) | 2012-02-17 | 2015-01-20 | National Instruments Corporation | Synchronization modules for programmable hardware and use |
| US8756565B2 (en) | 2012-02-17 | 2014-06-17 | National Instruments Corporation | Modifying a target system configuration to utilize a different synchronization module for performing synchronization among multiple programmable hardware elements |
| US8813032B2 (en) | 2012-02-17 | 2014-08-19 | National Instruments Corporation | Customizing synchronization of custom code among multiple programmable hardware elements within a system |
| US8799853B2 (en) | 2012-02-17 | 2014-08-05 | National Instruments Corporation | Dynamic synchronization in a target system having multiple programmable hardware elements |
Also Published As
| Publication number | Publication date | Type |
|---|---|---|
| US20030038842A1 (en) | 2003-02-27 | application |
| US20020055834A1 (en) | 2002-05-09 | application |
| US7024660B2 (en) | 2006-04-04 | grant |
| US20030192032A1 (en) | 2003-10-09 | application |
| US7290244B2 (en) | 2007-10-30 | grant |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5717614A (en) | System and method for handling events in an instrumentation system | |
| US5483518A (en) | Addressable shadow port and protocol for serial bus networks | |
| US5371692A (en) | Activating circuit for modifying or adding a new program to an electronic device | |
| US6385300B1 (en) | Modular test instrument | |
| US5847953A (en) | System and method for performing class checking of objects in a graphical data flow program | |
| US6438738B1 (en) | System and method for configuring a programmable logic device | |
| US5287511A (en) | Architectures and methods for dividing processing tasks into tasks for a programmable real time signal processor and tasks for a decision making microprocessor interfacing therewith | |
| US5784275A (en) | System and method for performing interface independent virtual instrumentation functions in a graphical data flow program | |
| US7340693B2 (en) | System for designing re-programmable digital hardware platforms | |
| US20050039079A1 (en) | Test emulator, test module emulator, and record medium storing program therein | |
| US5953372A (en) | Loopback transmission testing in a communications device | |
| US6584590B1 (en) | JTAG port-sharing device | |
| US4945536A (en) | Method and apparatus for testing digital systems | |
| US6226762B1 (en) | System and method for providing delayed start-up of an activity monitor in a distributed I/O system | |
| US5617420A (en) | Hierarchical connection method, apparatus, and protocol | |
| US5379382A (en) | Uni and bi-directional signal transfer modes in peripheral controller and method of operating same | |
| US6971004B1 (en) | System and method of dynamically reconfiguring a programmable integrated circuit | |
| US7353162B2 (en) | Scalable reconfigurable prototyping system and method | |
| US7315791B2 (en) | Application programming interface for synchronizing multiple instrumentation devices | |
| US20090244858A1 (en) | Ic card having improved electrical contacts | |
| US6408432B1 (en) | Apparatus and method for in-system programming of integrated circuits containing programmable elements | |
| US6668237B1 (en) | Run-time reconfigurable testing of programmable logic devices | |
| US6865504B2 (en) | Apparatus and method for a reconfigurable pod interface for use with an emulator unit | |
| US20070089063A1 (en) | Graphical Programs With FIFO Structure For Controller/FPGA Communications | |
| US6065068A (en) | System for storing and updating configuration information about I/O card and using stored configuration information to configure newly installed I/O card when compatible with old card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: NATIONAL INSTRUMENTS CORPORATION, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDRADE, HUGO A.;ODOM, BRIAN KEITH;RYAN, ARTHUR;REEL/FRAME:012450/0411;SIGNING DATES FROM 20011016 TO 20011017 |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |