US6970386B2 - Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light - Google Patents
Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light Download PDFInfo
- Publication number
- US6970386B2 US6970386B2 US10/378,414 US37841403A US6970386B2 US 6970386 B2 US6970386 B2 US 6970386B2 US 37841403 A US37841403 A US 37841403A US 6970386 B2 US6970386 B2 US 6970386B2
- Authority
- US
- United States
- Prior art keywords
- semiconductor circuit
- ultra
- violet light
- circuit
- exposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/18—Circuits for erasing optically
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
Definitions
- the present invention relates generally to a method and apparatus for protecting a semiconductor circuit, such as a secure integrated circuit, from tampering and more particularly, to a method and apparatus for detecting when a semiconductor circuit has been exposed to ultra-violet light.
- UV light renders the oxide portion of the transistors comprising each memory cell partially conductive and the charge trapped on the floating gate of the memory cell can leak away.
- a method and apparatus for detecting if a semiconductor circuit has been exposed to ultra-violet light.
- an ultra-violet light detection circuit When a semiconductor circuit is exposed to ultra-violet light, an ultra-violet light detection circuit will detect the exposure and will automatically activate a security violation signal indicating that the security of the semiconductor circuit may have been impaired.
- the present invention can detect exposure to ultra-violet light whether or not power is applied to the semiconductor circuit at the time of the exposure. If a semiconductor circuit is exposed to ultra-violet light when power is not applied, the ultra-violet light detection circuit will immediately detect the exposure the next time power is applied, before any other processing takes place.
- the present invention thus allows special processing to be performed if a semiconductor circuit has been tampered with, such as clearing sensitive data from memory or preventing the semiconductor circuit from further operation.
- the ultra-violet light detection circuit detects whether a semiconductor circuit has been exposed to ultra-violet light, for example, by employing a dedicated mini-array of non-volatile memory cells.
- At least two active bit lines, blprg and bler are employed corresponding to program and erase, respectively.
- the first bit line, blprg is only programmable, and may not be erased.
- the second bit line, bler is only eraseable and may not be programmed.
- all of the bits in the dedicated non-volatile memory array are initially in approximately the same state, which could be erased, programmed or somewhere in between.
- An offset current is added to one of the bit lines, such that when the offset bit line is compared to the bit line that has not been offset, a current difference can be detected.
- a change in the current difference created by the offset current can be used to indicate, for example, when the semiconductor circuit has been exposed to UV light.
- the bits on the offset bit line can be subsequently programmed and the bits on the bit line that has not been offset can be erased, for example, during an initialization routine performed most likely during manufacturing. Following such an initialization, the relative currents drawn by each memory cell in the dedicated mini-array can be defined to be an unexposed state.
- the memory cells will be neutralized, and the resulting change in current difference can be detected to indicate that the semiconductor circuit has been exposed to ultra-violet light.
- the current difference between erased bit(s) and programmed bit(s) should be more than the offset current applied in order to be able to properly initialize the circuit. The amount above the offset current directly affects the tolerance to UV exposure and is technology dependent.
- FIG. 1 is a schematic block diagram of a semiconductor circuit incorporating features of the present invention
- FIG. 2 is a schematic block diagram of the ultra-violet light detection circuit of FIG. 1 ;
- FIG. 3 is a circuit diagram of an exemplary non-volatile memory array of FIG. 2 ;
- FIG. 4 is a circuit diagram of an exemplary ultra-violet light state evaluation circuit of FIG. 2 ;
- FIG. 5 is a circuit diagram of an exemplary program bias circuit of FIG. 2 ;
- FIG. 6 is a set of circuit diagrams of exemplary word line/source line drivers of FIG. 2 ;
- FIG. 7 is a circuit diagram of an exemplary control signal generator of FIG. 1 .
- FIG. 1 is a schematic block diagram of a semiconductor circuit 100 incorporating features of the present invention.
- the semiconductor circuit 100 includes a processor 120 , an external interface 130 and a non-volatile memory 140 , each communicating over a bus 150 .
- the semiconductor circuit 100 also includes an ultra-violet light detection circuit 200 , discussed further below in conjunction with FIG. 2 .
- the processor 120 , external interface 130 and a non-volatile memory 140 operate in a conventional manner.
- the external interface 130 may be embodied in many forms, but typically would be a recognized standard, for example, as a serial interface, parallel interface or a Universal Serial Bus (USB).
- the external interface 130 can optionally be connected to an external computing device (not shown) that can monitor the semiconductor circuit 100 or provide an instruction stream for execution by the processor 120 , such as a stream of bytes having predefined values to indicate appropriate instructions.
- the ultra-violet light detection circuit 200 when the semiconductor circuit 100 is exposed to ultra-violet light, the ultra-violet light detection circuit 200 will detect the UV exposure and will automatically activate a security violation signal. If a semiconductor circuit has been exposed to ultra-violet light, the generated security violation signal may automatically trigger, for example, a routine to clear sensitive data from memory or to prevent the semiconductor circuit from further operating (or both).
- the ultra-violet light detection circuit 200 detects whether a semiconductor circuit has been exposed to ultra-violet light by employing a dedicated mini-array of non-volatile memory 300 , shown in FIG. 3 .
- the ultra-violet light detection circuit 200 can be left exposed without a top layer metal cover, such that the ultra-violet light detection circuit 200 is sensitive to UV exposure. It is noted that a number of ultra-violet light detection circuits 200 can be positioned on a single semiconductor circuit 100 and employing an OR function to each of the outputs of the ultra-violet light detection circuits 200 , such that any one or combination that detects an exposed state will be enabled and the OR output will signal an exposed state.
- the ultra-violet light detection circuit 200 detects when the semiconductor circuit 100 has been exposed to ultra-violet light and thereafter provides an indication of the security violation.
- the ultra-violet light detection circuit 200 uses the state of a non-volatile memory array to detect whether the semiconductor circuit 100 has been exposed to ultra-violet light.
- the present invention recognizes that the particular state of a non-volatile memory cell will be unknown, i.e., whether the cell is charged or uncharged.
- the present invention provides a method that can determine whether a semiconductor circuit 100 has been exposed to ultra-violet light independent of whether the non-volatile memory cells are charged or uncharged.
- the present invention detects whether a semiconductor circuit 100 has been exposed to ultra-violet light using a dedicated mini-array 300 of non-volatile memory cells.
- the array 300 of non-volatile memory cells includes two active bit lines, blprg and bler, corresponding to program and erase, respectively.
- the first bit line, blprg is only programmable, and may not be erased.
- the second bit line, bler is only eraseable and may not be programmed.
- all of the bits in the non-volatile memory array 300 are initially in approximately the same state, which could be erased, programmed or somewhere in between.
- An offset current is added to one of the bit lines, such that when the offset bit line is compared to the bit line that has not been offset, a current difference can be detected.
- the current difference created by the offset current can be used to indicate, for example, when the semiconductor circuit 100 has been exposed to ultra-violet light.
- the bits in the dedicated non-volatile memory array 300 are initially in approximately the same state, this is deemed, for example, to be an exposed state.
- the bits on the offset bit line can be subsequently programmed and the bits on the bit line that has not been offset can be erased, for example, during an initialization routine.
- the relative currents drawn by each memory cell in the dedicated mini-array 300 can be defined to be an unexposed state. If the semiconductor circuit is thereafter exposed to UV light, the memory cells in the array 300 will be neutralized, and the resulting change in current can be detected to indicate that the semiconductor circuit 100 has been exposed to ultra-violet light.
- the current difference between erased bit(s) and programmed bit(s) should be more than the offset current applied in order to properly initialize the UV detector.
- the offset current should be set approximately between the current level of a programmed device and an erased device. For example, if a cell in a programmed state draws 5 ⁇ A and in an erased state draws 50 ⁇ A then the offset current, for the embodiment using two cells per bit line as shown in FIG. 3 , should be approximately 45 ⁇ A (100 ⁇ A from two cells minus 10 ⁇ A from two cells divided by two). In addition, depending on the technology, desired UV tolerance, and other information, the offset current can be skewed to favor either the programmed or erased state. It is noted that the erase and program operations of the non-volatile memory 300 can use the same timing and voltages as those of the regular non-volatile memory array 140 .
- FIG. 2 is a schematic block diagram of one embodiment for the ultra-violet light detection circuit 200 of FIG. 1 .
- the ultra-violet light detection circuit 200 includes the non-volatile memory array 300 , discussed further below in conjunction with FIG. 3 , a UV state evaluation circuit 400 , discussed further below in conjunction with FIG. 4 , a program bias circuit 500 , discussed further below in conjunction with FIG. 5 , a UV control and word line/source line driver 600 , discussed further below in conjunction with FIG. 6 , and a control signal generator 700 , discussed further below in conjunction with FIG. 7 .
- the ultra-violet light detection circuit 200 generates a UV exposure flag indicator that indicates whether or not the semiconductor circuit 100 has been exposed to ultra-violet light.
- FIG. 3 is a circuit diagram of an exemplary non-volatile memory array 300 incorporating features of the present invention. It is noted that the symbols used are for one possible non-volatile memory technology, however, it should be clear to someone skilled in the art that virtually any non-volatile memory technology could be used. As shown in FIG. 3 , the non-volatile memory array 300 includes two active bit lines, blprog and blerase. The non-volatile memory array 300 includes a number of transistors. A first pair of transistors 310 may only be programmed, and may not be erased. The second pair of transistors 320 may only be erased, and may not be programmed.
- the program and erase transistors 310 , 320 , respectively, in the non-volatile memory array 300 are configured such that the drain is accessed via the bit line inputs, blprg and bler, the gate is accessed via the word line inputs, wlprg and wler, and the source is accessed via the source line inputs, srcprg and srcer, respectively.
- the program transistors 310 are programmed to remove the unexposed state.
- the erase transistors 320 are erased to remove the unexposed state. It is noted that two transistors 310 , 320 are used in the exemplary embodiment for each of the program and erase operations, respectively, to average out the odd/even effects that can occur during manufacturing. However, individual transistors or sets of transistors can also be employed, as would be apparent to a person of ordinary skill in the art.
- the two program transistors 310 and the two erase transistors 320 are in approximately the same state, which could be erased, programmed or somewhere in between, and provide equal of amounts of currents during sensing. If the semiconductor circuit 100 is attacked with ultra-violet light, the cells in the non-volatile memory array 300 will begin to revert and detect as exposed or tampered. By adjusting the offset current, the level of UV exposure allowed can be adjusted.
- the program transistors 310 can be programmed by applying a high voltage (e.g., 10V) to the source program line, srcprg, a select voltage (e.g., 1.5V) to the word line program, wlprg, and a small current sink (e.g., 2 ⁇ A) to the bit line program, blprg. Once programmed, the program transistors 310 will not provide current during sensing.
- a high voltage e.g., 10V
- srcprg e.g., 1.5V
- wlprg word line program
- a small current sink e.g. 2 ⁇ A
- the erase transistors 320 can be erased by applying a high voltage (e.g., 13V) to the word line erase, wier, and applying ground to the source line erase, srcer, and to the bit line erase, bler. Once erased, the erase transistors 320 will provide a significant current, e.g., on the order of 35 ⁇ A each, during sensing.
- a high voltage e.g. 13V
- the non-volatile memory array 300 may optionally include a number of additional transistor and associated bit lines (not shown), so that the two active transistor and bit lines, BLprog and BLerase, are uniform, in a known manner.
- the bit lines of the transistors 340 in the program bit line have their bit line contacts removed so that they do not influence the program transistors 310 .
- the bit lines of the transistors 330 in the erase bit line have their bit line contacts removed so that they do not influence the erase transistors 320 .
- FIG. 4 is a circuit diagram of an exemplary UV state evaluation circuit 400 incorporating features of the present invention.
- the UV state evaluation circuit 400 includes a first cascode amplifier structure 410 that feeds an input MN 10 420 of a differential pair 430 .
- a second cascode amplifier structure 440 feeds an input MN 11 450 of the differential pair 430 .
- an offset current is added to one of the bit lines, such that when the offset bit line is compared to the bit line that has not been offset, a difference can be detected.
- the offset current is generated by a set of transistors 460 .
- the first cascode amplifier structure 410 converts the current on the bit line erase input, bler, to a voltage.
- the second cascode amplifier structure 440 converts the current on the bit line program input, blprg, plus the offset current to a voltage. In this manner, the cascode amplifier structures 410 , 420 , in conjunction with the differential pair 430 , compare the currents on the bit line program and bit line erase inputs.
- the bias input, sabias provides an analog voltage level that biases the two stages of the UV state evaluation circuit 400 .
- the sense input, sns is a control signal that enables the sensing of the state of the cells inside the non-volatile memory array 300 .
- the non-volatile memory array 300 can be enabled whenever the semiconductor circuit 100 is reset or powered up.
- the disclosed technique for sensing a memory cell employs a logic level detection circuit that includes a sense amplifier that senses a logic level based on a corresponding current consumption.
- FIG. 5 is a circuit diagram of an exemplary program bias circuit 500 incorporating features of the present invention.
- the program bias circuit 500 provides current and voltages to the bit lines during programming.
- the program bias circuit 500 ensures that only transistors on the program transistor line 310 in the non-volatile memory array 300 can be programmed, and that the erase transistor line 320 in the non-volatile memory array 300 cannot be programmed.
- the inputs prg and er are high during the program and erase modes, respectively. If both inputs prg and er are low, the program bias circuit 500 is in a normal mode and is not generating a bias or influence on the bit line program or bit line erase lines.
- a current mirror 510 generates a known bias current, on the order of 2 ⁇ A in the exemplary embodiment. The bias current is passed by the transistor 530 .
- the transistor 550 In the program mode, i.e., when the prg line is high, the transistor 550 is enabled and pulls the bit line erase output (bler) up to V dd .
- the transistor 540 In the erase mode, i.e., when the er line is high, the transistor 540 is enabled and pulls the bit line program output (blprg) up to V dd .
- FIG. 6 is a set of circuit diagrams of exemplary UV control and word line/source line drivers 600 incorporating features of the present invention.
- the word line/source line drivers 600 includes a program word line driver 610 , a program source line driver 620 , an erase word line driver 630 and an erase source line driver 640 .
- the drivers provide the appropriate conditions to the indicated terminals associated with the word and source lines during the program and erase modes.
- the voltages are as follows:
- Source Condition Gate Condition Drain Condition Mode (Source Line) (Word Line) (Bit Line) Read (Sense) 0 V 2.5 V 1.0 V Program 10 V 1.5 V ⁇ 2 ⁇ A, 1.0 V Erase 0 V 12 V 0 V It is again noted that the drain terminal of each transistor is accessed via the bit line inputs, blprg and bler, the gate terminal is accessed via the word line inputs, wlprg and wler, and the source terminal is accessed via the source line inputs, srcprg and srcer, respectively.
- the driver 610 will pass 1.5V to the word line during a program mode
- the driver 620 will pass 10V to the source line during a program mode
- the driver 630 will pass 12V to the word line during an erase mode
- the driver 640 will bring the source line to ground in an erase mode.
- FIG. 7 is a circuit diagram of an exemplary control signal generator 700 incorporating features of the present invention.
- the control signals generated by the control signal generator 700 are supplied to the word line/source line driver 600 .
- the control signal generator 700 receives a logical value indicating whether the non-volatile memory is in a program, sense or erase mode, and generates the appropriate output signal(s) that are applied to the word line/source line driver 600 .
- the word line/source line drivers 600 of FIG. 6 use the generated signals to provide the appropriate conditions to the transistor terminals associated with the word and source lines during the program and erase modes.
- the neutral state of each transistor 310 , 320 in the non-volatile memory array 300 can draw 50 ⁇ A of current.
- the offset current can be set, for example, to 45 ⁇ A.
- the program transistor 310 may draw 10 ⁇ A and the erase transistor 320 may draw 100 ⁇ A.
- the program transistor 310 may draw 30 ⁇ A and the erase transistor 320 may draw 60 ⁇ A. This change in current difference can be detected by the ultra-violet light detection circuit 200 in accordance with the present invention to detect the UV exposure and security violation.
Abstract
Description
Source Condition | Gate Condition | Drain Condition | |
Mode | (Source Line) | (Word Line) | (Bit Line) |
Read (Sense) | 0 V | 2.5 V | 1.0 V |
Program | 10 V | 1.5 V | −2 μA, 1.0 V |
Erase | 0 V | 12 V | 0 V |
It is again noted that the drain terminal of each transistor is accessed via the bit line inputs, blprg and bler, the gate terminal is accessed via the word line inputs, wlprg and wler, and the source terminal is accessed via the source line inputs, srcprg and srcer, respectively. Thus, the
Claims (18)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/378,414 US6970386B2 (en) | 2003-03-03 | 2003-03-03 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
PCT/US2004/006202 WO2004079788A2 (en) | 2003-03-03 | 2004-03-01 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
KR1020057016413A KR20060025130A (en) | 2003-03-03 | 2004-03-01 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
CNA2004800056711A CN1771564A (en) | 2003-03-03 | 2004-03-01 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
JP2006508952A JP4741474B2 (en) | 2003-03-03 | 2004-03-01 | Method and apparatus for detecting exposure of semiconductor circuit to ultraviolet light |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/378,414 US6970386B2 (en) | 2003-03-03 | 2003-03-03 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040174749A1 US20040174749A1 (en) | 2004-09-09 |
US6970386B2 true US6970386B2 (en) | 2005-11-29 |
Family
ID=32926486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/378,414 Expired - Lifetime US6970386B2 (en) | 2003-03-03 | 2003-03-03 | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light |
Country Status (5)
Country | Link |
---|---|
US (1) | US6970386B2 (en) |
JP (1) | JP4741474B2 (en) |
KR (1) | KR20060025130A (en) |
CN (1) | CN1771564A (en) |
WO (1) | WO2004079788A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130020477A1 (en) * | 2011-07-21 | 2013-01-24 | Stmicroelectronics (Rousset) Sas | Ultraviolet radiation measurement sensor |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007020567A1 (en) * | 2005-08-19 | 2007-02-22 | Nxp B.V. | Circuit arrangement with non-volatile memory module and method for registering attacks on said non-volatile memory module |
KR100837275B1 (en) * | 2006-12-06 | 2008-06-11 | 삼성전자주식회사 | Smart card being capable of sensing light |
KR101477630B1 (en) * | 2007-10-09 | 2014-12-30 | 삼성전자주식회사 | Memory device for detecting light attack and method thereof |
JP5387144B2 (en) * | 2009-06-01 | 2014-01-15 | ソニー株式会社 | Malfunction occurrence attack detection circuit and integrated circuit |
CN107403798B (en) * | 2017-08-11 | 2019-02-19 | 北京兆易创新科技股份有限公司 | A kind of chip and its detection method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5598004A (en) * | 1994-07-20 | 1997-01-28 | U.S. Philips Corporation | Image detector |
US20020036879A1 (en) * | 2000-09-20 | 2002-03-28 | Francois Vacherand | Secure integrated electronic device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63316439A (en) * | 1987-06-19 | 1988-12-23 | Fuji Electric Co Ltd | Treatment by using plasma reaction |
FR2619959B1 (en) * | 1987-08-31 | 1991-06-14 | Thomson Semiconducteurs | LIGHT DETECTION CIRCUIT |
JPH10142341A (en) * | 1996-11-15 | 1998-05-29 | Hamamatsu Photonics Kk | Radiation detector |
JP3001454B2 (en) * | 1997-04-23 | 2000-01-24 | 日本電気アイシーマイコンシステム株式会社 | Semiconductor device |
US6219291B1 (en) * | 2000-05-01 | 2001-04-17 | Advanced Technology Materials, Inc. | Reduction of data dependent power supply noise when sensing the state of a memory cell |
-
2003
- 2003-03-03 US US10/378,414 patent/US6970386B2/en not_active Expired - Lifetime
-
2004
- 2004-03-01 KR KR1020057016413A patent/KR20060025130A/en not_active Application Discontinuation
- 2004-03-01 WO PCT/US2004/006202 patent/WO2004079788A2/en active Application Filing
- 2004-03-01 CN CNA2004800056711A patent/CN1771564A/en active Pending
- 2004-03-01 JP JP2006508952A patent/JP4741474B2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5598004A (en) * | 1994-07-20 | 1997-01-28 | U.S. Philips Corporation | Image detector |
US20020036879A1 (en) * | 2000-09-20 | 2002-03-28 | Francois Vacherand | Secure integrated electronic device |
Non-Patent Citations (2)
Title |
---|
PCT Search Report corresponding to the related PCT Patent Application No. US04/06202 mailed on Jul. 21, 2005. |
PCT Written Opinion corresponding to the related PCT Patent Application No. US04/06202 mailed on Jul. 21, 2005. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130020477A1 (en) * | 2011-07-21 | 2013-01-24 | Stmicroelectronics (Rousset) Sas | Ultraviolet radiation measurement sensor |
US8853615B2 (en) * | 2011-07-21 | 2014-10-07 | Stmicroelectronics (Rousset) Sas | Ultraviolet radiation measurement sensor |
Also Published As
Publication number | Publication date |
---|---|
JP2006520052A (en) | 2006-08-31 |
KR20060025130A (en) | 2006-03-20 |
US20040174749A1 (en) | 2004-09-09 |
CN1771564A (en) | 2006-05-10 |
WO2004079788A3 (en) | 2005-10-13 |
JP4741474B2 (en) | 2011-08-03 |
WO2004079788A2 (en) | 2004-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5070297B2 (en) | Protection of information contained in electronic circuits | |
US20030149914A1 (en) | Semiconductor integrated circuit with security function | |
US5999454A (en) | Sense amplifier for flash memory | |
US4827450A (en) | Integrated circuit with memory comprising a fraud-prevention device | |
KR100358310B1 (en) | Semiconductor integrated circuit, method for prohibited data from read out from the same, and ic type memory system | |
KR100487031B1 (en) | Flash memory with externally triggered detection and repair of leaky cells | |
US6883075B2 (en) | Microcontroller having embedded non-volatile memory with read protection | |
US6898125B2 (en) | Semiconductor device and method for driving the same | |
US6970386B2 (en) | Method and apparatus for detecting exposure of a semiconductor circuit to ultra-violet light | |
US20020087781A1 (en) | A microcomputer having a non-volatile semiconductor memory having a first block storing a program and a second block for storing data which is selectively erased under predetermined conditions if data is found written in that block | |
US20070159890A1 (en) | Setting fail bit verification circuit with different reference fail numbers and a non-volatile semiconductor memory device including the same | |
US11170858B2 (en) | Method and apparatus for eliminating EEPROM bit-disturb | |
JPS63293800A (en) | Non-volatile semiconductor memory | |
US6628545B1 (en) | Memory circuit for suppressing bit line current leakage | |
KR100313613B1 (en) | Non-volatile semiconductor memory device | |
US6006304A (en) | Apparatus and method for calculating an erasure time for data stored in a flash memory | |
US7787315B2 (en) | Semiconductor device and method for detecting abnormal operation | |
US6272051B1 (en) | Nonvolatile semiconductor memory device having a reference cell array | |
US7155357B2 (en) | Method and apparatus for detecting an unused state in a semiconductor circuit | |
JP3384409B2 (en) | Rewritable nonvolatile semiconductor memory device and control method thereof | |
US20230315325A1 (en) | Non-volative memory system configured to mitigate errors in read and write operations | |
JP2503968B2 (en) | Storage device | |
JP3534815B2 (en) | Semiconductor integrated circuit device | |
JP5179923B2 (en) | Semiconductor integrated circuit device | |
JP2002124090A (en) | Over-erasure cell detection system for non-volatile semiconductor memory, over-erasion cell elimination system for non-volatile semiconductor memory, non- volatile semiconductor memory, over-erasure cell detection method for semiconductor memory, over- erasure cell elimination method for non-volatile semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED TECHNOLOGY MATERIALS, INC., CONNECTICUT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOLLMER, SHANE C.;REEL/FRAME:014311/0403 Effective date: 20030620 |
|
AS | Assignment |
Owner name: EMOSYN AMERICA, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED TECHNOLOGY MATERIALS, INC.;REEL/FRAME:015503/0023 Effective date: 20040910 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SILICON STORAGE TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EMOSYN AMERICA, INC.;REEL/FRAME:016793/0321 Effective date: 20051110 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:SILICON STORAGE TECHNOLOGY, INC.;REEL/FRAME:041675/0316 Effective date: 20170208 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNOR:SILICON STORAGE TECHNOLOGY, INC.;REEL/FRAME:041675/0316 Effective date: 20170208 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 |
|
AS | Assignment |
Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059687/0344 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |