US6891274B2 - Under-bump-metallurgy layer for improving adhesion - Google Patents
Under-bump-metallurgy layer for improving adhesion Download PDFInfo
- Publication number
- US6891274B2 US6891274B2 US10/604,794 US60479403A US6891274B2 US 6891274 B2 US6891274 B2 US 6891274B2 US 60479403 A US60479403 A US 60479403A US 6891274 B2 US6891274 B2 US 6891274B2
- Authority
- US
- United States
- Prior art keywords
- layer
- under
- metallurgy
- ball
- wettable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01043—Technetium [Tc]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to an under-bump-metallurgy layer. More particularly, the present invention relates to an under-bump-metallurgy layer that can improve the mechanical strength of a barrier layer therein.
- FIG. 1 is a magnified cross-sectional view of a portion of a conventional flip-chip package structure.
- the flip-chip structure 100 includes a silicon chip 100 and a plurality of welding bump structures 170 (only one is shown in FIG. 1 ).
- Each welding bump structure 170 comprises an under-bump-metallurgy (UBM) layer 142 and a bump 160 .
- the chip 110 has an active surface 112 .
- the active surface 112 of the chip 110 has a passivation layer 114 and at least one contact pad 116 thereon.
- the passivation layer 114 has at least one opening 118 that exposes the contact pad 116 .
- the under-ball-metallurgy (UBM) layer 142 is formed on the contact pad 116 of the chip 110 .
- the UBM layer 142 includes an adhesion layer 120 , a barrier layer 130 and a wettable layer 140 .
- the adhesion layer 120 sits directly on the contact pad 116 , the barrier layer 130 is over the adhesion layer 120 and the wettable layer 140 is over the barrier layer 130 .
- the adhesion layer 120 is made from a material such as titanium or aluminum
- the barrier layer 130 is made from a material such as nickel-vanadium alloy
- the wettable layer 140 is made from a material such as copper.
- the bump 160 sits on the wettable layer 140 .
- the bump is made from a material such as lead-tin alloy.
- the aforementioned flip-chip package structure 100 has a thin wettable layer 140 of between 0.3 to 0.8 ⁇ m.
- the copper in the wettable layer 140 may react quickly with the tin inside the bump 160 .
- the tin within the bump 160 may further react with the nickel inside the barrier layer 130 . Since the inter-metallic layer formed by the relatively slow reaction (more than 30 seconds) between tin and nickel is lumpy and discontinuous, ultimate contact with the adhesion layer 120 will be poor. Hence, the bump 160 may easily peel off from the upper surface of the chip 110 .
- one object of the present invention is to provide an under-ball-metallurgy layer that can improve the mechanical strength of a barrier layer therein and prevent a bump on the barrier layer from peeling off from an underlying chip.
- the spatial preposition “over” or “above” needs to be clarified.
- the relationship between the two objects concerned may or may not have direct contact with each other.
- an object A is “over” or “above” an object B may mean either object A is above object B and directly touching object B or object A is in the space above object B but without touching object B.
- the invention provides an under-ball-metallurgy layer formed over a contact pad on a chip.
- a bump is formed over the under-ball-metallurgy layer.
- the under-ball-metallurgy layer comprises an adhesion layer, a barrier layer and a wettable layer.
- the adhesion layer is formed over the contact pad.
- the barrier layer made from a material such as nickel-vanadium alloy is formed over the adhesion layer.
- the wettable layer is formed over the barrier layer and the bump is formed over the wettable layer.
- the wettable layer is made from a material such as copper and has a thickness between about 3 ⁇ m to about 8 ⁇ m.
- the adhesion layer is made from a material such as titanium, titanium-tungsten alloy, aluminum or chromium.
- the adhesion layer has a thickness between about 0.1 ⁇ m to about 1 ⁇ m.
- the barrier layer has a thickness between about 0.1 ⁇ m to about 1 ⁇ m.
- the barrier layer is formed, for example, by sputtering.
- the wettable layer is formed, for example, by sputtering and electroplating or simply by conducting an electroplating process alone.
- the wettable layer is a relatively thick layer ranging between 3 to 8 ⁇ m, reaction time between copper and tin is extended. Hence, the amount of platy and discontinuous inter-metallic material resulting from the reaction between nickel and tin is restricted. Ultimately, bonding strength between the bump and the chip is increased.
- FIG. 1 is a magnified cross-sectional view of a portion of a conventional flip-chip package structure.
- FIG. 2 is a magnified cross-sectional view of a portion of a flip-chip package structure according to one preferred embodiment of this invention.
- FIG. 2 is a magnified cross-sectional view of a portion of a flip-chip package structure according to one preferred embodiment of this invention.
- the flip-chip package 200 in FIG. 2 includes a chip 210 and a plurality of welding bump structures (only one is shown).
- Each welding bump structure 270 comprises an under-bump-metallurgy (UBM) layer 242 and a bump 260 .
- the chip 210 has an active surface with a passivation layer 214 and a plurality of contact pads (only one is shown) 216 thereon.
- the passivation layer 214 has a plurality of openings 218 and each of the openings 218 exposes a contact pad 216 .
- the passivation layer 214 is fabricated using an inorganic material such as silicon oxide, silicon nitride or phosphosilicate glass (PSG). Alternatively, the passivation layer 214 may be a composite layer comprising of a stack of the aforementioned inorganic compound layers. Furthermore, the passivation layer 214 may also be an organic compound layer such as a polyimide layer.
- the contact pads 216 are fabricated from a material such as copper or aluminum.
- the under-ball-metallurgy layer 242 is formed over the contact pads 216 on the chip 210 .
- the under-ball-metallurgy layer 242 includes an adhesion layer 220 , a barrier layer 230 and a wettable layer 240 .
- the adhesion layer 220 is fabricated using a material such as titanium, titanium-tungsten alloy, aluminum or chromium.
- the adhesion layer 220 is formed, for example, by sputtering over the contact pad 216 to a thickness of between 0.1 to 1 ⁇ m.
- the barrier layer 230 is fabricated using a material such as nickel-vanadium alloy.
- the barrier layer 230 is formed, for example, by sputtering over the adhesion layer 220 to a thickness between about 0.1 ⁇ m to about 1 ⁇ m.
- the wettable layer 230 is fabricated using a material such as copper.
- the wettable layer 230 is formed, for example, by electroplating or electroplating and sputtering over the barrier layer 230 to a thickness between about 3 ⁇ m to about 8 ⁇ m.
- the bump 260 is formed over the wettable layer 240 .
- the bump 260 can be made from a material such as lead-tin alloy.
- the bump 260 can also be made from a lead-free material such as tin, gold, copper-tin alloy, tin-technetium alloy, tin-bismuth alloy, tin-indium alloy, tin-zinc alloy, tin-silver alloy, tin-bismuth-silver alloy, tin-bismuth-technetium alloy, tin-bismuth-zinc alloy, tin-bismuth-indium alloy or tin-silver-copper alloy.
- the wettable layer 240 is a relatively thick layer having a thickness ranging between 3 to 8 ⁇ m. With such thickness, reaction time between copper and tin is extended, thereby reducing the formation of a platy and discontinuous inter-metallic layer through prolonged reaction between nickel and tin. Ultimately, bonding strength between the bump and the chip is improved.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
An under-bump-metallurgy layer is provided. The under-bump-metallurgy layer is formed over the contact pad of a chip and a welding lump is formed over the under-ball-metallurgy layer. The under-bump-metallurgy layer comprises an adhesion layer, a barrier layer and a wettable layer. The adhesion layer is directly formed over the contact pad. The barrier layer made from a material such as nickel-vanadium alloy is formed over the adhesion layer. The wettable layer made from a material such as copper is formed over the barrier layer. The wettable layer has an overall thickness that ranges from about 3 μm to about 8 μm.
Description
This application claims the priority benefit of Taiwan application serial no. 91120546, filed Sep. 10, 2002.
1. Field of Invention
The present invention relates to an under-bump-metallurgy layer. More particularly, the present invention relates to an under-bump-metallurgy layer that can improve the mechanical strength of a barrier layer therein.
2. Description of Related Art
In this information-hungry society, electronic products are used almost everywhere to meet our demands for communication, business transactions, education, recreation and much more. The principle drivers behind all these electrical devices are specially designed integrated circuits. As electronic technologies continue to advance, increasingly complex, functionally powerful and highly personalized electronic products are produced. Rapid progress in design has also brought about the current trend of product miniaturization. Many types of high-density semiconductor packages are developed using flip-chip technique. Since a flip-chip packages utilize the bump on each contact pad of a chip to make direct electrical contact with a substrate, average circuit length is shorter than other types of packages connected through the wire bonding or the tape automated bonding (TAB) method. The shortened circuit length improves overall performance of a flip-chip package over other conventional packages. Furthermore, the backside of the chip in a flip-chip package may be exposed by design to increase heat dissipation. Because of these advantages, flip-chip techniques for fabricating packages are adopted by most semiconductor package producers.
In general, the aforementioned flip-chip package structure 100 has a thin wettable layer 140 of between 0.3 to 0.8 μm. Moreover, the copper in the wettable layer 140 may react quickly with the tin inside the bump 160. At the end of the copper-tin reaction, the tin within the bump 160 may further react with the nickel inside the barrier layer 130. Since the inter-metallic layer formed by the relatively slow reaction (more than 30 seconds) between tin and nickel is lumpy and discontinuous, ultimate contact with the adhesion layer 120 will be poor. Hence, the bump 160 may easily peel off from the upper surface of the chip 110.
Accordingly, one object of the present invention is to provide an under-ball-metallurgy layer that can improve the mechanical strength of a barrier layer therein and prevent a bump on the barrier layer from peeling off from an underlying chip.
Before starting out to describe this invention, the spatial preposition “over” or “above” needs to be clarified. When the preposition “over” or “above” is used, the relationship between the two objects concerned may or may not have direct contact with each other. For example, an object A is “over” or “above” an object B may mean either object A is above object B and directly touching object B or object A is in the space above object B but without touching object B.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides an under-ball-metallurgy layer formed over a contact pad on a chip. A bump is formed over the under-ball-metallurgy layer. The under-ball-metallurgy layer comprises an adhesion layer, a barrier layer and a wettable layer. The adhesion layer is formed over the contact pad. The barrier layer made from a material such as nickel-vanadium alloy is formed over the adhesion layer. The wettable layer is formed over the barrier layer and the bump is formed over the wettable layer. The wettable layer is made from a material such as copper and has a thickness between about 3 μm to about 8 μm.
In one preferred embodiment of this invention, the adhesion layer is made from a material such as titanium, titanium-tungsten alloy, aluminum or chromium. The adhesion layer has a thickness between about 0.1 μm to about 1 μm. Similarly, the barrier layer has a thickness between about 0.1 μm to about 1 μm. The barrier layer is formed, for example, by sputtering. The wettable layer is formed, for example, by sputtering and electroplating or simply by conducting an electroplating process alone.
In brief, since the wettable layer is a relatively thick layer ranging between 3 to 8 μm, reaction time between copper and tin is extended. Hence, the amount of platy and discontinuous inter-metallic material resulting from the reaction between nickel and tin is restricted. Ultimately, bonding strength between the bump and the chip is increased.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
The under-ball-metallurgy layer 242 is formed over the contact pads 216 on the chip 210. The under-ball-metallurgy layer 242 includes an adhesion layer 220, a barrier layer 230 and a wettable layer 240. The adhesion layer 220 is fabricated using a material such as titanium, titanium-tungsten alloy, aluminum or chromium. The adhesion layer 220 is formed, for example, by sputtering over the contact pad 216 to a thickness of between 0.1 to 1 μm. The barrier layer 230 is fabricated using a material such as nickel-vanadium alloy. The barrier layer 230 is formed, for example, by sputtering over the adhesion layer 220 to a thickness between about 0.1 μm to about 1 μm. The wettable layer 230 is fabricated using a material such as copper. The wettable layer 230 is formed, for example, by electroplating or electroplating and sputtering over the barrier layer 230 to a thickness between about 3 μm to about 8 μm.
The bump 260 is formed over the wettable layer 240. The bump 260 can be made from a material such as lead-tin alloy. However, the bump 260 can also be made from a lead-free material such as tin, gold, copper-tin alloy, tin-technetium alloy, tin-bismuth alloy, tin-indium alloy, tin-zinc alloy, tin-silver alloy, tin-bismuth-silver alloy, tin-bismuth-technetium alloy, tin-bismuth-zinc alloy, tin-bismuth-indium alloy or tin-silver-copper alloy.
Reference material for fabricating the under-ball-metallurgy layer 220 and the bump 230 can be found in co-pending U.S. patent application filed on 2002 May 3, Ser. No. 10/063,574, titled “BUMP MANUFACTURING METHOD”, U.S. patent application filed on 2003 Jan. 22, Ser. No. 10/248,464, titled “BUMP FORMING PROCESS”, U.S. patent application filed on 2002 Dec. 26, Ser. No. 10/248,197, titled “BUMP MANUFACTURING METHOD”, U.S. patent application filed on 2003 Jan. 17, Ser. No. 10/248,411, titled “METHOD OF MODIFYING TIN TO LEAD RATIO IN TIN-LEAD BUMP”, U.S. patent application filed on 2003 Feb. 26, Ser. No. 10/248,863, titled “SOLDER BALL FABRICATING PROCESS”, U.S. patent application filed on 2003 Feb. 12, Ser. No. 10/248,715, titled “SOLDER BALL FABRICATION PROCESS”, or U.S. patent application filed on 2003 Feb. 27, Ser. No. 10/248,882, titled “LEAD-FREE BUMP FABRICATION PROCESS”, all of which are assigned to the same assignee and all disclosures of which are incorporated herewith by reference. Since the process of fabricating the under-ball-metallurgy layer 242 and the bump 260 should be familiar to those skilled in the art, detailed description of the process is omitted here. Note that thickness of the wettable layer 240 must be sufficiently thick, preferably in the range between 3 to 8 μm.
In the aforementioned flip-chip package structure 200, the wettable layer 240 is a relatively thick layer having a thickness ranging between 3 to 8 μm. With such thickness, reaction time between copper and tin is extended, thereby reducing the formation of a platy and discontinuous inter-metallic layer through prolonged reaction between nickel and tin. Ultimately, bonding strength between the bump and the chip is improved.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (25)
1. An under-ball-metallurgy layer, comprising:
an adhesion layer;
a barrier layer over the adhesion layer, wherein the barrier layer is fabricated using a nickel-vanadium alloy; and
a wettable layer over the barrier layer, wherein the wettable layer is fabricated using copper and has a thickness between about 3 to about 8 μm.
2. The under-ball-metallurgy layer of claim 1 , wherein material constituting the adhesion layer is selected from a group consisting of titanium, titanium-tungsten alloy, aluminum and chromium.
3. The under-ball-metallurgy layer of claim 1 , wherein the adhesion layer has a thickness between about 0.1 to about 1 μm.
4. The under-ball-metallurgy layer of claim 1 , wherein the barrier layer has a thickness between about 0.1 to about 1 μm.
5. The under-ball-metallurgy layer of claim 1 , wherein the barrier layer is formed by sputtering.
6. The under-ball-metallurgy layer of claim 1 , wherein the wettable layer is formed by electroplating.
7. The under-ball-metallurgy layer of claim 1 , wherein the wettable layer is formed by sputtering and electroplating.
8. A flip-chip structure, comprising:
a chip having an active surface with a passivation layer and a plurality of contact pads thereon, wherein the passivation layer has a plurality of openings and each said opening exposes a contact pad;
an under-ball-metallurgy layer over the contact pad, including:
an adhesion layer;
a barrier layer over the adhesion layer, wherein the barrier layer is fabricated using a nickel-vanadium alloy; and
a wettable layer over the barrier layer, wherein the wettable layer is fabricated using copper and has a thickness between about 3 to about 8 μm; and
a plurality of bumps on each wettable layer.
9. The flip-chip structure of claim 8 , wherein material constituting the adhesion layer is selected from a group consisting of titanium, titanium-tungsten alloy, aluminum and chromium.
10. The flip-chip structure of claim 8 , wherein the adhesion layer has a thickness between about 0.1 to about 1 μm.
11. The flip-chip structure of claim 8 , wherein the barrier layer has a thickness between about 0.1 to about 1 μm.
12. The flip-chip structure of claim 8 , wherein the barrier layer is formed by sputtering.
13. The flip-chip structure of claim 8 , wherein the wettable layer is formed by electroplating.
14. The flip-chip structure of claim 8 , wherein the wettable layer is formed by sputtering and electroplating.
15. The flip-chip structure of claim 8 , wherein material constituting the passivation layer includes an inorganic compound.
16. The flip-chip structure of claim 8 , wherein material constituting the passivation layer includes high molecular weight polymer.
17. The flip-chip structure of claim 8 , wherein material constituting the bump includes a lead-tin alloy.
18. The flip-chip structure of claim 8 , wherein material constituting the bump includes a lead-free alloy.
19. The flip-chip structure of claim 18 , wherein material constituting the bump is selected from a group of metals consisting of tin, gold, silver, copper, bismuth, antimony, indium, zinc or various combinations of the metals.
20. An under-ball-metallurgy layer, at least comprising:
an adhesion layer;
a barrier layer sputtered over the adhesion layer; and
a wettable layer over the barrier layer, wherein the wettable layer is fabricated using copper and has a thickness between about 3 to about 8 μm.
21. The under-ball-metallurgy layer of claim 20 , wherein material constituting the adhesion layer is selected from a group consisting of titanium, titanium-tungsten alloy, aluminum and chromium.
22. The under-ball-metallurgy layer of claim 20 , wherein the adhesion layer has a thickness between about 0.1 to about 1 μm.
23. The under-ball-metallurgy layer of claim 20 , wherein the barrier layer has a thickness between about 0.1 to about 1 μm.
24. The under-ball-metallurgy layer of claim 20 , wherein the wettable layer is formed by electroplating.
25. The under-ball-metallurgy layer of claim 20 , wherein the wettable layer is formed by sputtering and electroplating.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91120546 | 2002-09-10 | ||
TW091120546A TWI291210B (en) | 2002-09-10 | 2002-09-10 | Under-bump-metallurgy layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040113273A1 US20040113273A1 (en) | 2004-06-17 |
US6891274B2 true US6891274B2 (en) | 2005-05-10 |
Family
ID=32502630
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/604,794 Expired - Lifetime US6891274B2 (en) | 2002-09-10 | 2003-08-18 | Under-bump-metallurgy layer for improving adhesion |
Country Status (2)
Country | Link |
---|---|
US (1) | US6891274B2 (en) |
TW (1) | TWI291210B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050258539A1 (en) * | 2004-05-20 | 2005-11-24 | Nec Electronics Corporation | Semiconductor device |
US20060270163A1 (en) * | 2003-11-06 | 2006-11-30 | Gerald Ofner | Semiconductor chip with flip chip contacts, and method for producing semiconductor chip with flip chip contacts |
US20130277803A1 (en) * | 2010-12-20 | 2013-10-24 | Stmicroelectronics S.R.L. | Connection structure for an integrated circuit with capacitive function |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI347643B (en) * | 2007-06-13 | 2011-08-21 | Advanced Semiconductor Eng | Under bump metallurgy structure and die structure using the same and method of manufacturing die structure |
JP2011165862A (en) * | 2010-02-09 | 2011-08-25 | Sony Corp | Semiconductor device, chip-on-chip mounting structure, method for manufacturing semiconductor device, and method for forming chip-on-chip mounting structure |
US9006099B2 (en) * | 2011-06-08 | 2015-04-14 | Great Wall Semiconductor Corporation | Semiconductor device and method of forming a power MOSFET with interconnect structure silicide layer and low profile bump |
US9773736B2 (en) * | 2015-01-28 | 2017-09-26 | Infineon Technologies Ag | Intermediate layer for copper structuring and methods of formation thereof |
EP4033518A1 (en) | 2021-01-25 | 2022-07-27 | Infineon Technologies Austria AG | Method for fabricating a semiconductor device using wet etching and dry etching and semiconductor device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6413851B1 (en) * | 2001-06-12 | 2002-07-02 | Advanced Interconnect Technology, Ltd. | Method of fabrication of barrier cap for under bump metal |
US6417089B1 (en) * | 2000-01-03 | 2002-07-09 | Samsung Electronics, Co., Ltd. | Method of forming solder bumps with reduced undercutting of under bump metallurgy (UBM) |
US20030057551A1 (en) * | 2001-09-21 | 2003-03-27 | Intel Corporation | Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same |
US20030080392A1 (en) * | 2001-11-01 | 2003-05-01 | Zuniga-Ortiz Edgar R. | Bumpless wafer scale device and board assembly |
US20030116845A1 (en) * | 2001-12-21 | 2003-06-26 | Bojkov Christo P. | Waferlevel method for direct bumping on copper pads in integrated circuits |
US20030162380A1 (en) * | 2002-02-27 | 2003-08-28 | Ho-Ming Tong | Solder ball fabricating process |
US20030164552A1 (en) * | 2002-03-01 | 2003-09-04 | Ho-Ming Tong | Under-ball metallic layer |
US20030189261A1 (en) * | 2002-04-03 | 2003-10-09 | Ho-Ming Tong | Under-bump-metallurgy layer |
US20030219987A1 (en) * | 2002-05-23 | 2003-11-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of protecting a passivation layer during solder bump formation |
US20040035909A1 (en) * | 2002-08-22 | 2004-02-26 | Shing Yeh | Lead-based solder alloys containing copper |
-
2002
- 2002-09-10 TW TW091120546A patent/TWI291210B/en not_active IP Right Cessation
-
2003
- 2003-08-18 US US10/604,794 patent/US6891274B2/en not_active Expired - Lifetime
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6417089B1 (en) * | 2000-01-03 | 2002-07-09 | Samsung Electronics, Co., Ltd. | Method of forming solder bumps with reduced undercutting of under bump metallurgy (UBM) |
US6413851B1 (en) * | 2001-06-12 | 2002-07-02 | Advanced Interconnect Technology, Ltd. | Method of fabrication of barrier cap for under bump metal |
US20020185733A1 (en) * | 2001-06-12 | 2002-12-12 | Chow Yeung Ming | Barrier cap for under bump metal |
US6501185B1 (en) * | 2001-06-12 | 2002-12-31 | Advanced Interconnect Technology Ltd. | Barrier cap for under bump metal |
US20030057551A1 (en) * | 2001-09-21 | 2003-03-27 | Intel Corporation | Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same |
US20030080392A1 (en) * | 2001-11-01 | 2003-05-01 | Zuniga-Ortiz Edgar R. | Bumpless wafer scale device and board assembly |
US20030116845A1 (en) * | 2001-12-21 | 2003-06-26 | Bojkov Christo P. | Waferlevel method for direct bumping on copper pads in integrated circuits |
US20030162380A1 (en) * | 2002-02-27 | 2003-08-28 | Ho-Ming Tong | Solder ball fabricating process |
US20030164552A1 (en) * | 2002-03-01 | 2003-09-04 | Ho-Ming Tong | Under-ball metallic layer |
US20030189261A1 (en) * | 2002-04-03 | 2003-10-09 | Ho-Ming Tong | Under-bump-metallurgy layer |
US20030219987A1 (en) * | 2002-05-23 | 2003-11-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of protecting a passivation layer during solder bump formation |
US20040035909A1 (en) * | 2002-08-22 | 2004-02-26 | Shing Yeh | Lead-based solder alloys containing copper |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060270163A1 (en) * | 2003-11-06 | 2006-11-30 | Gerald Ofner | Semiconductor chip with flip chip contacts, and method for producing semiconductor chip with flip chip contacts |
US7768137B2 (en) * | 2003-11-06 | 2010-08-03 | Infineon Technologies Ag | Semiconductor chip with flip chip contacts and a passivation layer with varying thickness portions surrounding contact surfaces of the semiconductor chip |
US20050258539A1 (en) * | 2004-05-20 | 2005-11-24 | Nec Electronics Corporation | Semiconductor device |
US7221054B2 (en) * | 2004-05-20 | 2007-05-22 | Nec Electronics Corporation | Bump structure |
US20130277803A1 (en) * | 2010-12-20 | 2013-10-24 | Stmicroelectronics S.R.L. | Connection structure for an integrated circuit with capacitive function |
US9257499B2 (en) * | 2010-12-20 | 2016-02-09 | Stmicroelectronics S.R.L. | Connection structure for an integrated circuit with capacitive function |
Also Published As
Publication number | Publication date |
---|---|
US20040113273A1 (en) | 2004-06-17 |
TWI291210B (en) | 2007-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7253519B2 (en) | Chip packaging structure having redistribution layer with recess | |
US20050200014A1 (en) | Bump and fabricating process thereof | |
KR100876485B1 (en) | MBM layer enables the use of high solder content solder bumps | |
US20100219528A1 (en) | Electromigration-Resistant Flip-Chip Solder Joints | |
US20030222352A1 (en) | Under-bump metallugical structure | |
US9373596B2 (en) | Passivated copper chip pads | |
US20120012642A1 (en) | Interconnections for flip-chip using lead-free solders and having reaction barrier layers | |
US20100062597A1 (en) | Interconnection for flip-chip using lead-free solders and having improved reaction barrier layers | |
US20050017376A1 (en) | IC chip with improved pillar bumps | |
JP5208500B2 (en) | Assembling method and assembly produced by this method | |
US6819002B2 (en) | Under-ball-metallurgy layer | |
JP2008500181A (en) | Solder composition and method for producing solder joints | |
US7518241B2 (en) | Wafer structure with a multi-layer barrier in an UBM layer network device with power supply | |
US6930389B2 (en) | Under bump metallization structure of a semiconductor wafer | |
US20030189261A1 (en) | Under-bump-metallurgy layer | |
US6891274B2 (en) | Under-bump-metallurgy layer for improving adhesion | |
US20050012211A1 (en) | Under-bump metallugical structure | |
US7325716B2 (en) | Dense intermetallic compound layer | |
US6908842B2 (en) | Bumping process | |
US6939790B2 (en) | Wafer bumping process with solder balls bonded to under bump metallurgy layer formed over active surface by forming flux on solder ball surfaces and reflowing the solder | |
US7375020B2 (en) | Method of forming bumps | |
US20040183195A1 (en) | [under bump metallurgy layer] | |
US6827252B2 (en) | Bump manufacturing method | |
US20040065949A1 (en) | [solder bump] | |
US20040262760A1 (en) | Under bump metallization structure of a semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, WILLIAM TZE-YOU;TONG, HO-MING;LEE, CHUN-CHI;AND OTHERS;REEL/FRAME:013877/0755;SIGNING DATES FROM 20021018 TO 20021021 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |