US6782068B1 - PLL lockout watchdog - Google Patents
PLL lockout watchdog Download PDFInfo
- Publication number
- US6782068B1 US6782068B1 US09/608,753 US60875300A US6782068B1 US 6782068 B1 US6782068 B1 US 6782068B1 US 60875300 A US60875300 A US 60875300A US 6782068 B1 US6782068 B1 US 6782068B1
- Authority
- US
- United States
- Prior art keywords
- circuit
- pll
- lockout
- signal
- feedback
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
- H03L7/102—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Definitions
- the present invention relates to a method and/or architecture for watchdog timers generally and, more particularly, to a method and/or architecture for implementing a Phase Locked Loop (PLL) lockout watchdog timer.
- PLL Phase Locked Loop
- a lockout (or runaway) condition occurs in a PLL following fault clearing when a circuit will not attempt to reclose (i.e., recover or re-acquire) the loop.
- Transformers, generators, and buses typically trip once and lockout immediately. Transmission lines and distribution lines will generally attempt one or more recloses (recoveries), and will then lockout if the fault remains following the last unsuccessful recovery attempt in the sequence.
- Conventional correction methods for lookout conditions typically require a reset of the device.
- a conventional PLL lock detector circuit 10 is shown.
- the circuit 10 has the disadvantages of not distinguishing between lockout, powerup, and frequency acquisition.
- the circuit 10 cannot detect when a PLL is locked on a harmonic.
- the circuit 10 requires additional circuitry to recover from a lockout.
- the present invention concerns a circuit that may be configured to detect a lockout condition of a phase lock loop (PLL) circuit.
- the circuit may be configured to forcibly correct an operating frequency of the PLL circuit.
- PLL phase lock loop
- the objects, features and advantages of the present invention include providing a PLL lockout watchdog that may (i) detect a lockout (e.g., a runaway) condition; (ii) detect and correct a lockout (runaway) condition; and (iii) switch to a recovery feedback path during a first mode (e.g., a lockout).
- FIG. 1 is a block diagram of a conventional PLL Lock detector
- FIG. 2 is a block diagram of a preferred embodiment of the present invention.
- FIG. 3 is a detailed block diagram of the present invention.
- FIG. 4 is a more detailed block diagram of the present invention.
- the circuit 100 may be implemented, in one example, as a lockout watchdog circuit.
- the lockout watchdog circuit may detect a lockout (e.g., a runaway) condition.
- the circuit 100 may detect and correct such a lockout condition when implemented, for example, in a phase lock loop (PLL) circuit.
- PLL phase lock loop
- the circuit 100 may switch to a recovery feedback path during a first mode (e.g., a lockout mode) and then switch back to a normal feedback path when a second mode (e.g. a normal mode).
- the circuit 100 may have an input 102 that may receive a signal (e.g., VCNTRL), an input 104 that may receive a signal (e.g., REFIN) and an output 106 that may present a signal (e.g., FOUT).
- the signal FOUT may have a frequency that is generated in response to the signal VCNTRL and the signal REFIN.
- the signal REFIN may be implemented, in one example, as a reference frequency.
- the signal VCNTRL may be implemented, in one example, as a voltage control signal. However, the signal REFIN and the signal VCNTRL may be implemented as other appropriate type signals in order to meet the criteria of a particular implementation.
- the structure of the circuit 100 generally comprises a block (or circuit) 110 , a block (or circuit) 112 and a block (or circuit) 114 .
- the circuit 110 may be implemented, in one example, as a control voltage circuit.
- the circuit 112 may be implemented, in one example, as a feedback circuit. In another example, the circuit 112 may be implemented as a lockout correction circuit.
- the circuit 114 may be implemented, in one example, as an output circuit.
- the control voltage circuit 110 may have an output 120 that may present a signal (e.g., LOCKOUT) and an input 122 that may receive a signal (e.g., RESET).
- the signal LOCKOUT may be generated in response to the signal VCNTRL and the signal RESET.
- the feedback circuit 112 may have an input 124 that may receive the signal LOCKOUT, an output 126 that may present the signal RESET, an output 128 that may present a signal (e.g., REF), an output 130 that may present a signal (e.g., FEEDBACK) and an input 132 that may receive the signal FOUT.
- the output circuit 114 may have an input 134 that may receive the signal REF and an input 136 that may receive the signal FEEDBACK. The output circuit 114 generally presents the signal FOUT in response to the signal REF and the signal FEEDBACK.
- the signal REF may be implemented as a reference frequency and the signal FEEDBACK may be implemented as a feedback signal.
- the signal REF and the signal FEEDBACK may be implemented as a feedback path.
- a particular signal type of the signal REF and FEEDBACK may be varied in order to meet the criteria of a particular implementation.
- the circuit 110 is shown comprising a circuit 152 , an inverter 154 , a counter 156 and a gate 158 .
- the circuit 152 may be implemented, in one example, as a schmitt trigger.
- the counter 156 may be implemented, in one example, as a lockout counter.
- the gate 158 may be implemented, in one example, as an AND gate.
- the circuit 112 is shown comprising a divider 160 , a counter 162 , a multiplexer 164 and a multiplexer 166 .
- the divider 160 may be implemented, in one example, as a lockout divider.
- the counter 162 may be implemented, in one example, as a reference frequency (e.g., P) counter.
- the multiplexer 164 generally multiplexes the signal REFIN and the divided signal REFIN in response to the signal LOCKOUT.
- the multiplexer 164 generally presents the signal REF in response to the signal REFIN, the divided output of the divider 160 and the signal LOCKOUT.
- the multiplexer 166 generally multiplexes the signal REFIN and the signal RESET in response to the signal LOCKOUT.
- the multiplexer 166 generally presents the signal FEEDBACK in response to the signal RESET, the signal REFIN and the signal LOCKOUT.
- the multiplexers 164 and 166 may be controlled in response to a lockout condition (e.g., the signal LOCKOUT).
- the output circuit 114 generally comprises a phase frequency detector and charge pump (PFD/IP) 170 and a voltage controlled oscillator (VCO) 172 .
- the circuit 114 may also comprise a capacitor 174 , a resistor 176 and a capacitor 178 .
- the PFD/IP 170 may have an output 180 that may be connected to a node (e.g., V).
- the node V may be connected to an input 182 of the VCO 172 .
- the node V may be coupled to the capacitor 174 and the capacitor 178 via the resistor 176 .
- the capacitor 174 , the resistor 176 and the capacitor 178 may be implemented to provide filtering between the PFD/IP 170 and the VCO 172 .
- a slew rate of the PLL 100 may be determined by the capacitor 174 , the resistor 176 and the capacitor 178 .
- the particular magnitudes of the filter elements 174 , 176 and 178 may be varied accordingly to meet the design criteria of a particular implementation.
- the watchdog circuit 100 may have two feedback paths (e.g., a test feedback path and a normal feedback path each comprising the signal REF and the signal FEEDBACK).
- the test and normal feedback paths may be controlled by the multiplexers 164 and 166 , respectively.
- the first feedback path e.g., the divided signal REFIN and the signal REFIN via the multiplexers 164 and 166
- the second feedback path e.g., the signal REFIN and the signal RESET via the multiplexers 164 and 166
- the recovery feedback path may utilize a higher speed (e.g., frequency) than the normal operation feedback path.
- the feedback path is generally switched from the normal path to the recovery path.
- the recovery path may force the PLL circuit 100 to normal operation.
- the normal feedback path may be switched back to the operating feedback path after the PLL circuit 100 has recovered via the recovery feedback path.
- the circuit 100 may allow correction of a lockout condition by providing PLL lockout correction (e.g., the feedback circuit 112 ) in addition to the normal operational of a PLL circuit.
- PLL lockout correction e.g., the feedback circuit 112
- the output of the divider 160 e.g., the divided reference frequency REFIN
- the divided reference frequency REFIN may allow the correction circuit 112 to force the PLL 110 back to the normal frequency mode.
- the lockout divider 160 may divide the reference frequency REFIN to a particular level.
- the divided reference frequency via the multiplexer 164
- the reference frequency REFIN via the multiplexer 166
- the P counter overflow (e.g., the signal RESET) is generally sent to the lockout counter 156 .
- the reference frequency counter 162 may generate the signal RESET to switch the feedback path of the phase frequency detector and charge pump 170 .
- the signal VCNTRL is generally forced down by the PFD/IP 170 and the PLL 100 may recover to the normal operation frequency.
- the PFD/IP 170 may detect that the signal FEEDBACK is faster than the clock signal REF and discharge a voltage of the node V via the filter elements 174 , 176 and 178 .
- the voltage on the node V may be implemented as the voltage control signal VCNTRL.
- the PFD/IP 170 and the filter elements 174 , 176 and 178 may be implemented to generate the voltage control VCNTRL.
- the PLL 100 may switch back to the normal feedback path in response to a voltage of the voltage control signal VCNTRL and the signal RESET. Thus, normal operation of the PLL circuit 100 may resume.
- the watchdog circuit 100 may be configured to operate if the signal VCNTRL is above a predetermined threshold voltage of the schmitt trigger 152 , which may produce an otherwise undetected runaway condition. Additionally, the watchdog circuit 100 may be configured to not operate if the signal VCNTRL is below a predetermined threshold voltage of the schmitt trigger 152 .
- the circuit 100 may detect a runaway condition in a PLL.
- the circuit 100 may be implemented where a conventional feedback path is not fast enough to provide an accurate feedback and may essentially return a zero frequency. If the feedback path is not adequate, the circuit 100 may switch the feedback path to a high frequency comparison with the reference path (e.g., compare the output of the divider 160 and the reference REFIN). The higher frequency on the feedback path may allow the phase frequency detector and charge pump 170 to pump a voltage of the signal VCNTRL down. The lower voltage signal VCNTRL may slow down the frequency of the circuit 100 . The frequency may be slowed allowing the PLL circuit 100 to generate clock pulses on a signal (e.g., RESET).
- a signal e.g., RESET
- Clock pulses of the signal RESET may reset the lockout counter 156 via the feedback (e.g., P counter) frequency counter 162 .
- the lockout counter 156 may switch the circuit 100 back to the normal feedback path upon a reset.
- the circuit 100 may implement two feedback paths, one for normal operations and the second for lockout operations.
- the circuit 100 may implement other numbers of feedback paths and/or recovery paths in order to meet the criteria of a particular design. However, only two paths may be required at any particular time (e.g., a reference path and a feedback path).
- the lockout counter 156 may detect a lockout condition of the circuit 100 and then may switch to the high frequency feedback path via the signal RESET.
- the lockout counter 156 may be clocked by the signal REFIN.
- the lockout counter 156 may be implemented to count to a predetermined number.
- a count time (e.g., number of counted cycles) of the lockout counter 156 may be relative to the frequency of the signal REFIN. The count time may be microseconds long.
- the counter 156 may be allowed to count to a predetermined count value without being reset by the signal RESET.
- a signal (e.g., OVERFLOW) of the lockout counter 156 may switch the feedback path of the PLL 100 when the signal VCNTRL is high.
- the signal FEEDBACK is generally at a higher frequency then when the PFD/IP 170 is pumped down.
- control voltage VCNTRL is greater than a voltage of the schmitt trigger 152 a lockout condition may be detected.
- the reference frequency counter 162 may output pulses such that the control voltage VCNTRL is generally less than the voltage level of the schmitt trigger.
- the recovery feedback path may generate a glitch when the PLL 100 is locked out and the control voltage VCNTRL is high. The glitch may reset (via the signal RESET) the lockout counter 156 and switch the circuit 100 back to the normal feedback path when the control voltage VCNTRL is high. Hysteresis of the circuit 100 generally causes the control voltage VCNTRL to be pumped down to a safe operating range.
- Hysteresis is generally considered to be the measure of a comparator for which an input threshold changes as a function of an input (or output) level. If the normal operation (normal feedback path) is resumed when the voltage control signal VCNTRL is high, the circuit 100 may remain in a lockout state. Hysteresis may prevent the circuit 100 from switching back to the normal mode feedback path on output glitches.
- the loop When the control voltage VCNTRL is at a power rail potential the loop is essentially running to fast for the circuit 100 to operate and may not generate a feedback frequency (e.g., the signal RESET). Additionally, if the control voltage VCNTRL is at ground, the voltage potential may be too low for the circuit 100 to operate and may not generate the output frequency FOUT.
- the circuit may detect if the control voltage VCNTRL is high enough for correct operation. Additionally, the circuit 100 may detect if the control voltage VCNTRL is high enough and a lockout condition occurs. The circuit 100 may switch to the higher frequency feedback path if the lockout condition occurs. The circuit 100 may implement the lockout counter 156 to switch the feedback path of the PLL 100 .
- the signal REFIN and the signal RESET may be multiplexed to provide the feedback path of the PLL 100 .
- the signal REFIN and the divided signal REFIN (via the lockout divider 160 ) may be multiplexed to provide the feedback path of the PLL 100 .
- the circuit 100 may have a recovery feedback path that may have a greater frequency than the normal feedback path.
Abstract
Description
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/608,753 US6782068B1 (en) | 2000-06-30 | 2000-06-30 | PLL lockout watchdog |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/608,753 US6782068B1 (en) | 2000-06-30 | 2000-06-30 | PLL lockout watchdog |
Publications (1)
Publication Number | Publication Date |
---|---|
US6782068B1 true US6782068B1 (en) | 2004-08-24 |
Family
ID=32869783
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/608,753 Expired - Lifetime US6782068B1 (en) | 2000-06-30 | 2000-06-30 | PLL lockout watchdog |
Country Status (1)
Country | Link |
---|---|
US (1) | US6782068B1 (en) |
Cited By (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040049707A1 (en) * | 2000-08-31 | 2004-03-11 | David Hartwell | Clock forward initialization and reset signaling technique |
US20050151592A1 (en) * | 2004-01-09 | 2005-07-14 | Aaron Partridge | Frequency and/or phase compensated microelectromechanical oscillator |
US20060267644A1 (en) * | 2005-05-24 | 2006-11-30 | Edward Youssoufian | Method and apparatus for loop filter size reduction |
US7233183B1 (en) | 2003-02-27 | 2007-06-19 | Cypress Semiconductor Corporation | Wide frequency range DLL with dynamically determined VCDL/VCO operational states |
US20070170970A1 (en) * | 2006-01-23 | 2007-07-26 | Nec Electronics Corporation | Semiconductor device and data input/output system |
US7265633B1 (en) | 2004-06-14 | 2007-09-04 | Cypress Semiconductor Corporation | Open loop bandwidth test architecture and method for phase locked loop (PLL) |
US7295049B1 (en) | 2004-03-25 | 2007-11-13 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US20080036543A1 (en) * | 2006-08-10 | 2008-02-14 | Mel Bazes | Phase-locked loop runaway detector |
US7388440B1 (en) | 2003-12-05 | 2008-06-17 | Cypress Semiconductor Corp. | Circuit and method to speed up PLL lock-time and prohibit frequency runaway |
US7400183B1 (en) | 2005-05-05 | 2008-07-15 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US7432749B1 (en) | 2004-06-23 | 2008-10-07 | Cypress Semiconductor Corp. | Circuit and method for improving frequency range in a phase locked loop |
US7518420B1 (en) * | 2006-01-30 | 2009-04-14 | Cypress Semiconductor Corporation | Delay circuit limit detection circuit and method |
US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8019299B1 (en) | 2004-06-25 | 2011-09-13 | Cypress Semiconductor Corporation | Radio communication device and method |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US8085100B2 (en) | 2005-02-04 | 2011-12-27 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US8533677B1 (en) | 2001-11-19 | 2013-09-10 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US9455730B1 (en) | 2015-03-27 | 2016-09-27 | International Business Machines Corporation | Voltage controlled oscillator runaway prevention |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US10698662B2 (en) | 2001-11-15 | 2020-06-30 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4689740A (en) | 1980-10-31 | 1987-08-25 | U.S. Philips Corporation | Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations |
US5015970A (en) * | 1990-02-15 | 1991-05-14 | Advanced Micro Devices, Inc. | Clock recovery phase lock loop having digitally range limited operating window |
US5304954A (en) * | 1991-08-08 | 1994-04-19 | Fujitsu Limited | PLL synthesizer having frequency dividers with reset control |
US5525932A (en) * | 1994-08-31 | 1996-06-11 | International Business Machines Corporation | Lock indicator for phase locked loop circuit |
US5559502A (en) | 1993-01-14 | 1996-09-24 | Schutte; Herman | Two-wire bus system comprising a clock wire and a data wire for interconnecting a number of stations and allowing both long-format and short-format slave addresses |
US5574406A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error measurement and correction in alternate periods |
US5689196A (en) | 1994-12-02 | 1997-11-18 | U.S. Philips Corporation | Circuit comprising a data communication bus |
US5864572A (en) * | 1996-08-26 | 1999-01-26 | Sun Microsystems, Inc. | Oscillator runaway detect and reset circuit for PLL clock generator |
US6005904A (en) * | 1997-10-16 | 1999-12-21 | Oasis Design, Inc. | Phase-locked loop with protected output during instances when the phase-locked loop is unlocked |
US6211739B1 (en) | 1997-06-03 | 2001-04-03 | Cypress Semiconductor Corp. | Microprocessor controlled frequency lock loop for use with an external periodic signal |
US6621480B1 (en) | 1997-09-02 | 2003-09-16 | Sony Corporation | Phase adjuster, phase adjusting method and display device |
US6625435B1 (en) | 2000-02-29 | 2003-09-23 | Ericsson Inc. | Frequency synthesis using a programmable offset synthesizer |
US6629223B2 (en) | 1998-10-06 | 2003-09-30 | Texas Instruments Incorporated | Method and apparatus for accessing a memory core multiple times in a single clock cycle |
US6628276B1 (en) | 2000-03-24 | 2003-09-30 | Stmicroelectronics, Inc. | System for high precision signal phase difference measurement |
US6633991B1 (en) | 1999-05-18 | 2003-10-14 | International Business Machines Corporation | Method of switching between a first and second clock signal by establishing a trigger time in which both signals are considered to be substantially in-phase |
-
2000
- 2000-06-30 US US09/608,753 patent/US6782068B1/en not_active Expired - Lifetime
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4689740A (en) | 1980-10-31 | 1987-08-25 | U.S. Philips Corporation | Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations |
US5015970A (en) * | 1990-02-15 | 1991-05-14 | Advanced Micro Devices, Inc. | Clock recovery phase lock loop having digitally range limited operating window |
US5304954A (en) * | 1991-08-08 | 1994-04-19 | Fujitsu Limited | PLL synthesizer having frequency dividers with reset control |
US5559502A (en) | 1993-01-14 | 1996-09-24 | Schutte; Herman | Two-wire bus system comprising a clock wire and a data wire for interconnecting a number of stations and allowing both long-format and short-format slave addresses |
US5574406A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error measurement and correction in alternate periods |
US5525932A (en) * | 1994-08-31 | 1996-06-11 | International Business Machines Corporation | Lock indicator for phase locked loop circuit |
US5689196A (en) | 1994-12-02 | 1997-11-18 | U.S. Philips Corporation | Circuit comprising a data communication bus |
US5864572A (en) * | 1996-08-26 | 1999-01-26 | Sun Microsystems, Inc. | Oscillator runaway detect and reset circuit for PLL clock generator |
US6211739B1 (en) | 1997-06-03 | 2001-04-03 | Cypress Semiconductor Corp. | Microprocessor controlled frequency lock loop for use with an external periodic signal |
US6621480B1 (en) | 1997-09-02 | 2003-09-16 | Sony Corporation | Phase adjuster, phase adjusting method and display device |
US6005904A (en) * | 1997-10-16 | 1999-12-21 | Oasis Design, Inc. | Phase-locked loop with protected output during instances when the phase-locked loop is unlocked |
US6629223B2 (en) | 1998-10-06 | 2003-09-30 | Texas Instruments Incorporated | Method and apparatus for accessing a memory core multiple times in a single clock cycle |
US6633991B1 (en) | 1999-05-18 | 2003-10-14 | International Business Machines Corporation | Method of switching between a first and second clock signal by establishing a trigger time in which both signals are considered to be substantially in-phase |
US6625435B1 (en) | 2000-02-29 | 2003-09-23 | Ericsson Inc. | Frequency synthesis using a programmable offset synthesizer |
US6628276B1 (en) | 2000-03-24 | 2003-09-30 | Stmicroelectronics, Inc. | System for high precision signal phase difference measurement |
Cited By (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6976184B2 (en) * | 2000-08-31 | 2005-12-13 | Hewlett-Packard Development Company, L.P. | Clock forward initialization and reset signaling technique |
US20040049707A1 (en) * | 2000-08-31 | 2004-03-11 | David Hartwell | Clock forward initialization and reset signaling technique |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US8736303B2 (en) | 2000-10-26 | 2014-05-27 | Cypress Semiconductor Corporation | PSOC architecture |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US10261932B2 (en) | 2000-10-26 | 2019-04-16 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip |
US10248604B2 (en) | 2000-10-26 | 2019-04-02 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip |
US10020810B2 (en) | 2000-10-26 | 2018-07-10 | Cypress Semiconductor Corporation | PSoC architecture |
US9843327B1 (en) | 2000-10-26 | 2017-12-12 | Cypress Semiconductor Corporation | PSOC architecture |
US9766650B2 (en) | 2000-10-26 | 2017-09-19 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US10725954B2 (en) | 2000-10-26 | 2020-07-28 | Monterey Research, Llc | Microcontroller programmable system on a chip |
US8555032B2 (en) | 2000-10-26 | 2013-10-08 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US8358150B1 (en) | 2000-10-26 | 2013-01-22 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US8793635B1 (en) | 2001-10-24 | 2014-07-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US10466980B2 (en) | 2001-10-24 | 2019-11-05 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US10698662B2 (en) | 2001-11-15 | 2020-06-30 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8370791B2 (en) | 2001-11-19 | 2013-02-05 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8533677B1 (en) | 2001-11-19 | 2013-09-10 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7233183B1 (en) | 2003-02-27 | 2007-06-19 | Cypress Semiconductor Corporation | Wide frequency range DLL with dynamically determined VCDL/VCO operational states |
US7388440B1 (en) | 2003-12-05 | 2008-06-17 | Cypress Semiconductor Corp. | Circuit and method to speed up PLL lock-time and prohibit frequency runaway |
US7224236B2 (en) | 2004-01-09 | 2007-05-29 | Robert Bosch Gmbh | Frequency and/or phase compensated microelectromechanical oscillator |
US20050151592A1 (en) * | 2004-01-09 | 2005-07-14 | Aaron Partridge | Frequency and/or phase compensated microelectromechanical oscillator |
US20060022764A1 (en) * | 2004-01-09 | 2006-02-02 | Aaron Partridge | Frequency and/or phase compensated microelectromechanical oscillator |
US6995622B2 (en) | 2004-01-09 | 2006-02-07 | Robert Bosh Gmbh | Frequency and/or phase compensated microelectromechanical oscillator |
US7221230B2 (en) | 2004-01-09 | 2007-05-22 | Robert Bosch Gmbh | Frequency and/or phase compensated microelectromechanical oscillator |
US7295049B1 (en) | 2004-03-25 | 2007-11-13 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US7893724B2 (en) | 2004-03-25 | 2011-02-22 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US7265633B1 (en) | 2004-06-14 | 2007-09-04 | Cypress Semiconductor Corporation | Open loop bandwidth test architecture and method for phase locked loop (PLL) |
US7432749B1 (en) | 2004-06-23 | 2008-10-07 | Cypress Semiconductor Corp. | Circuit and method for improving frequency range in a phase locked loop |
US8019299B1 (en) | 2004-06-25 | 2011-09-13 | Cypress Semiconductor Corporation | Radio communication device and method |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
US8085100B2 (en) | 2005-02-04 | 2011-12-27 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US8120408B1 (en) | 2005-05-05 | 2012-02-21 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US7400183B1 (en) | 2005-05-05 | 2008-07-15 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US20060267644A1 (en) * | 2005-05-24 | 2006-11-30 | Edward Youssoufian | Method and apparatus for loop filter size reduction |
US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US20070170970A1 (en) * | 2006-01-23 | 2007-07-26 | Nec Electronics Corporation | Semiconductor device and data input/output system |
US7518420B1 (en) * | 2006-01-30 | 2009-04-14 | Cypress Semiconductor Corporation | Delay circuit limit detection circuit and method |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US8717042B1 (en) | 2006-03-27 | 2014-05-06 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US8810320B1 (en) | 2006-08-10 | 2014-08-19 | Marvell Israel (M.I.S.L) | Phase-locked loop runaway detector |
US20080036543A1 (en) * | 2006-08-10 | 2008-02-14 | Mel Bazes | Phase-locked loop runaway detector |
US7839220B2 (en) | 2006-08-10 | 2010-11-23 | Marvell Israel (M. I. S. L.) Ltd. | Phase-locked loop runaway detector |
US8476928B1 (en) | 2007-04-17 | 2013-07-02 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US8909960B1 (en) | 2007-04-25 | 2014-12-09 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US9571109B2 (en) | 2015-03-27 | 2017-02-14 | International Business Machines Corporation | Voltage controlled oscillator runaway prevention |
US9455730B1 (en) | 2015-03-27 | 2016-09-27 | International Business Machines Corporation | Voltage controlled oscillator runaway prevention |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6782068B1 (en) | PLL lockout watchdog | |
US5304953A (en) | Lock recovery circuit for a phase locked loop | |
US5724007A (en) | Adjustable lock detector for a phase-locked loop circuit | |
JP2778329B2 (en) | Phase locked loop with charge pump with reset | |
EP0517431A1 (en) | Circuit and method of switching between redundant clocks for a phase lock loop | |
US6226339B1 (en) | Method and system for detecting phase lock in a phase-locked loop | |
US6150889A (en) | Circuit and method for minimizing recovery time | |
KR19980079465A (en) | Phase-locked loop | |
US7663417B2 (en) | Phase-locked loop circuit | |
US5864572A (en) | Oscillator runaway detect and reset circuit for PLL clock generator | |
CN1023368C (en) | Phase detector | |
KR930015363A (en) | High Reliability Phase Synchronous Loop | |
CN1770632B (en) | Equipment and method for minimizing filter capacitance leakage induced jitter in phase locked loops (PLLs) | |
EP1123580B1 (en) | Charge pump phase locked loop circuit | |
US6833763B2 (en) | CDR lock detector with hysteresis | |
US11115038B2 (en) | Method for managing the startup of a phase-locked loop and corresponding integrated circuit | |
US6686802B2 (en) | Microcomputer having built-in phase locked loop circuit synchronized with external clock and detecting an interruption of the external clock by utilizing continuous outputs of the PLL circuit | |
US10530374B2 (en) | Method for managing a phase-locked loop and related circuit | |
EP4106204A1 (en) | Phase locked loop circuitry | |
US20020149411A1 (en) | Stretching, shortening, and/or removing a clock cycle | |
KR910005655A (en) | Vertical phase control circuit | |
US6466635B1 (en) | Process and device for generating a clock signal | |
CN114624563A (en) | Feedback system monitoring | |
KR20000013403A (en) | Phase lock detection circuit of phase locked loop circuit | |
JP3181457B2 (en) | Redundant clock circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WILSON, JAMES E.;CEWE, TOMASZ O.;REEL/FRAME:010911/0559 Effective date: 20000630 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: TORREFY CONSULTING LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:029089/0427 Effective date: 20120907 |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: TAMIRAS PER PTE. LTD., LLC, DELAWARE Free format text: MERGER;ASSIGNOR:TORREFY CONSULTING LLC;REEL/FRAME:037297/0786 Effective date: 20150903 |
|
FPAY | Fee payment |
Year of fee payment: 12 |