US6717582B2 - Accelerated graphics port for a multiple memory controller computer system - Google Patents

Accelerated graphics port for a multiple memory controller computer system Download PDF

Info

Publication number
US6717582B2
US6717582B2 US09892917 US89291701A US6717582B2 US 6717582 B2 US6717582 B2 US 6717582B2 US 09892917 US09892917 US 09892917 US 89291701 A US89291701 A US 89291701A US 6717582 B2 US6717582 B2 US 6717582B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
memory
address
system
graphics
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US09892917
Other versions
US20030025702A1 (en )
Inventor
Joseph Jeddeloh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Round Rock Research LLC
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363Graphics controllers
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1081Address translation for peripheral access to main memory, e.g. direct memory access [DMA]

Abstract

An architecture for storing, addressing and retrieving graphics data from one of multiple memory controllers. In a first embodiment of the invention, one of the memory controllers having an accelerated graphics port (AGP) includes a set of registers defining a range of addresses handled by the memory controller that are preferably to be used for all AGP transactions. The AGP uses a graphics address remapping table (GART) for mapping memory. The GART includes page table entries having translation information to remap virtual addresses falling within the GART range to their corresponding physical addresses. In a second embodiment of the invention, a plurality of the memory controllers have an AGP, wherein each of the plurality of the memory controllers supplies a set of registers defining a range of addresses that is preferably used for AGP transactions. In a third embodiment of the invention, a plurality of memory controllers implemented on a single chip each contain an AGP and a set of configuration registers identifying a range of addresses that are preferably used for AGP transactions.

Description

CROSS REFERENCE TO RELATED APPLICATIONS

This patent application is a continuation of and incorporates by reference, in its entirety, U.S. patent application Ser. No. 09/000,511 filed on Dec. 30, 1997 now U.S. Pat. No. 6,252,612. The patent and patent applications listed below are related to the present application, and are each hereby incorporated by reference in their entirety.

SYSTEM FOR ACCELERATED GRAPHICS PORT ADDRESS REMAPPING INTERFACE TO MAIN MEMORY, U.S. Pat. No. 6,073,198, filed on Jun. 25, 1997; Issued on May 30, 2000.

METHOD OF IMPELEMENTING AN ACCELERATED GRAPHICS PORT FOR A MULTIPLE MEMORY CONTROLLER COMPUTER SYSTEM, U.S. Pat. No. 6,157,398, filed on Dec. 30, 1997; Issued on Dec. 5, 2000

ACCELERATED GRAPHICS PORT FOR MULTIPLE MEMORY CONTROLLER COMPUTER SYSTEM, U.S. patent application Ser. No. 09/000,511, filed on Dec. 30, 1997.

APPARATUS FOR GRAPHIC ADDRESS REMAPPING, U.S. patent application Ser. No. 08/882,054, filed on Jun. 25, 1997.

METHOD FOR PERFORMING GRAPHIC ADDRESS REMAPPING, U.S. patent application Ser. No. 08/882,327, filed on Jun. 25, 1997.

METHOD OF IMPELEMENTING AN ACCELERATED GRAPHICS PORT FOR A MULTIPLE MEMORY CONTROLLER COMPUTER SYSTEM, U.S. patent application Ser. No. 09/723,403, filed on Nov. 27, 2000.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to computer systems, and more particularly, to a method of using a second memory controller having an accelerated graphics port.

2. Description of the Related Technology

As shown in FIG. 1, a conventional computer system architecture 100 includes a processor 102, system logic 104, main memory 106, a system bus 108, a graphics accelerator 110 communicating with a local frame buffer 112 and a plurality of peripherals 114. The processor 102 communicates with main memory 106 through a memory management unit (MMU) in the processor 102. Peripherals 114 and the graphics accelerator 110 communicate with main memory 106 and system logic 104 through the system bus 108. The standard system bus 108 is currently the Peripherals Component Interface (PCI). The original personal computer bus, the Industry Standard Architecture (ISA), is capable of a peak data transfer rate of 8 megabytes/sec and is still used for low-bandwidth peripherals, such as audio. On the other hand, PCI supports multiple peripheral components and add-in cards at a peak bandwidth of 132 megabytes/sec. Thus, PCI is capable of supporting full motion video playback at 30 frames/sec, true color high-resolution graphics and 100 megabits/sec Ethernet local area networks. However, the emergence of high-bandwidth applications, such as three dimensional (3D) graphics applications, threatens to overload the PCI bus.

For example, a 3D graphics image is formed by taking a two dimensional image and applying, or mapping, it as a surface onto a 3D object. The major kinds of maps include texture maps, which deal with colors and textures, bump maps, which deal with physical surfaces, reflection maps, refraction maps and chrome maps. Moreover, to add realism to a scene, 3D graphics accelerators often employ a z-buffer for hidden line removal and for depth queuing, wherein an intensity value is used to modify the brightness of a pixel as a function of distance. A z-buffer memory can be as large or larger than the memory needed to store two dimensional images. The graphics accelerator 110 retrieves and manipulates image data from the local frame buffer 112, which is a type of expensive high performance memory. For example, to transfer an average 3D scene (polygon overlap of three) in 16-bit color at 30 frames/sec at 75 Hz screen refresh, estimated bandwidths of 370 megabytes/sec to 840 megabytes/sec are needed for screen resolutions from 640×480 resolution (VGA) to 1024×768 resolution (XGA). Thus, rendering of 3D graphics on a display requires a large amount of bandwidth between the graphics accelerator 110 and the local frame buffer 112, where 3D texture maps and z-buffer data typically reside.

In addition, many computer systems use virtual memory systems to permit the processor 102 to address more memory than is physically present in the main memory 106. A virtual memory system allows addressing of very large amounts of memory as though all of that memory were a part of the main memory of the computer system. A virtual memory system allows this even though actual main memory may consist of some substantially lesser amount of storage space than is addressable. For example, main memory may include sixteen megabytes (16,777,216 bytes) of random access memory while a virtual memory addressing system permits the addressing of four gigabytes (4,294,967,296 bytes) of memory.

Virtual memory systems provide this capability using a memory management unit (MMU) to translate virtual memory addresses into their corresponding physical memory addresses, where the desired information actually resides. A particular physical address holding desired information may reside in main memory or in mass storage, such as a tape drive or hard disk. If the physical address of the information is in main memory, the information is readily accessed and utilized. Otherwise, the information referenced by the physical address is in mass storage and the system transfers this information (usually in a block referred to as a page) to main memory for subsequent use. This transfer may require the swapping of other information out of main memory into mass storage in order to make room for the new information. If so, the MMU controls the swapping of information to mass storage.

Pages are the usual mechanism used for addressing information in a virtual memory system. Pages are numbered, and both physical and virtual addresses often include a page number and an offset into the page. Moreover, the physical offset and the virtual offset are typically the same. In order to translate between the virtual and physical addresses, a basic virtual memory system creates a series of lookup tables, called page tables, stored in main memory. These page tables store the virtual address page numbers used by the computer. Stored with each virtual address page number is the corresponding physical address page number which must be accessed to obtain the information. Often, the page tables are so large that they are paged themselves. The page number of any virtual address presented to the memory management unit is compared to the values stored in these tables in order to find a matching virtual address page number for use in retrieving the corresponding physical address page number.

There are often several levels of tables, and the comparison uses a substantial amount of system clock time. For example, to retrieve a physical page address using lookup tables stored in main memory, the typical MMU first looks to a register for the address of a base table which stores pointers to other levels of tables. The MMU retrieves this pointer from the base table and places it in another register. The MMU then uses this pointer to go to the next level of table. This process continues until the physical page address of the information sought is recovered. When the physical address is recovered, it is combined with the offset furnished as a part of the virtual address and the processor uses the result to access the particular information desired. Completion of a typical lookup in the page tables may take from ten to fifteen clock cycles at each level of the search. Such performance is unacceptable in processing graphical applications.

One solution to facilitate the processing of graphical data includes having a point to point connection between the memory controller and a graphics accelerator. Such an architecture is defined by the Accelerated Graphics Port Interface Specification, Revision 1.0, (Jul. 31, 1996) released by Intel Corporation. However, one problem with these systems is that the PCI bus acts as a bottleneck for all memory transactions. Computer manufacturers are in need of a system to eliminate this bottleneck.

Other solutions to facilitate the access of memory exist. The U.S. pat. No. 4,016,545 to Lipovski teaches the use of multiple memory controllers. However, Lipovski does not describe a point to point connection between a memory controller and a graphics accelerator. Such a connection is needed for the high speed processing of graphic data.

Additionally, U.S. application Ser. No. 4,507,730 to Johnson teaches the use of multiple memory controllers. However, Johnson uses multiple memory controllers for fault tolerance. In Johnson, once a memory controller is found to be faulty, it is switched off line and another memory controller is activated in its place. The memory controllers in Johnson do not facilitate the efficient transfer of memory for graphic applications.

In view of the limitations discussed above, computer manufacturers require an architecture with improved methods for storing, addressing and retrieving graphics data from main memory. Moreover, to address the needs of high bandwidth graphics applications without substantial increases in system cost, computer manufacturers require improved technology to overcome current system bus bandwidth limitations.

SUMMARY OF THE INVENTION

One embodiment of the invention is a method of manufacturing a multiple memory controller computer comprising connecting at least two memory controllers to at least one processing unit; and connecting at least one configuration register to one of the at least two memory controllers, wherein the at least one configuration register defines a range of addresses that are available for accelerated graphic port transactions.

Yet another embodiment of the invention is a method of using a multiple memory controller system, comprising storing a graphical address remapping table in a memory on a computer system having at least two memory controllers; connecting a graphics accelerator to a memory controller which has at least one configuration register that defines a range of addresses that are available for accelerated graphics port transactions; and storing a graphics address relocation table in a memory connected to said memory controller having at least one configuration register.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating the architecture of a prior art computer system.

FIG. 2 is a block diagram illustrating one embodiment of a computer system of the invention.

FIG. 3 is a block diagram illustrating the address space of a processor of one embodiment of the invention.

FIG. 4 is a block diagram illustrating a second embodiment of the invention.

FIG. 5 is a block diagram illustrating the translation of a virtual address to a physical address of one embodiment of the invention.

FIG. 6 is an illustration of a page table entry of the graphics address remapping table of one embodiment of the invention.

FIG. 7 is a block diagram illustrating the generation of a translation lookaside buffer entry of one embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The following detailed description presents a description of certain specific embodiments of the invention. However, the invention can be embodied in a multitude of different ways as defined and covered by the claims. In this description, reference is made to the drawings wherein like parts are designated with like numerals throughout.

FIG. 2 is a block diagram illustrating a computer system of one embodiment of the invention. This computer 150 includes at least one processor 152 connected to a first memory controller 154 and a second memory controller 155 by a processor or host bus. The computer 150 also has a first main memory 156 and a second main memory 157 connected to the first memory controller 154 and the second memory controller 155, respectively. A graphics accelerator 160 communicates with a local frame buffer 162 and the first memory controller 154 through an accelerated graphics port (AGP) 166. The AGP 166 is not a bus, but is a point-to-point connection between an AGP compliant target which is the first memory controller 154, and an AGP-compliant master, which is the graphics accelerator 160. The AGP 166 point-to-point connection enables data transfer on both the rising and falling clock edges, improves data integrity, simplifies AGP protocols and eliminates bus arbitration overhead. AGP provides a protocol enhancement enabling pipelining for read and write accesses to the main memory 156. The first memory controller 154 and the second memory controller 155 also accept memory requests from a PCI bus 158.

As noted above, the embodiment of FIG. 2 enables the graphics accelerator 160 to access both the first main memory 156 and the local frame buffer 162. From the perspective of the graphics accelerator 160, the main memory 156 and the local frame buffer 162 are logically equivalent. Thus, to optimize system performance, graphics data may be stored in either the first main memory 156 or the local frame buffer 162. In contrast to the direct memory access (DMA) model where graphics data is copied from the main memory 156 into the local frame buffer 162 by a long sequential block transfer prior to use, the graphics accelerator 160 of the present invention can also use, or “execute,” graphics data directly from the memory in which it resides (the “execute” model).

The interface between the first memory controller 154 and the graphics accelerator 160 is defined by Accelerated Graphics Port Interface Specification, Revision 1.0, (Jul. 31, 1996) released by Intel Corporation and available from Intel in Adobe® Acrobat® format on the World Wide Web at the URL: developer.intel.com/pc-supp/platform/agfxport/INDEX.htm. This document is hereby incorporated by reference.

FIG. 3 illustrates an embodiment of the address space 180 of the computer system 150 (FIG. 2) of the invention. For example, a 32 bit processor 152 (FIG. 2) has an address space 180 including 232(or 4,294,967,296) different addresses. A computer system 150 (FIG. 2) typically uses different ranges of the address space 180 for different devices and system agents. In one embodiment, the address space 180 includes a graphics address remapping table (GART) range 184 and a main memory range 186.

The first memory controller 154 provides a set of registers to define the range of available for AGP transactions. A base register 165 is used to define the base address of the AGP addresses. A range register 166 is used to establish the amount of memory following the base address that is dedicated to AGP transactions. Alternatively, a lower and upper address register may be used to define the AGP address range. An operating system provided with these values will attempt to allocate GART pages within this memory range. In contrast to prior art systems, the operating system attempts to first remap the addresses falling within the GART range 184 to the first memory controller 154.

By employing a first and second main memory 156, 157 respectively, and two memory controllers 154, 155 faster transaction processing is realized than in those prior art systems employing a single system memory and a single memory controller. In particular, two memory transactions can be executed simultaneously by executing one transaction using the first memory controller 154 while another transaction is being executed by the second memory controller 155. Graphics data typically is read many times without ever being changed or written to. Read and write delays are reduced by storing the graphic data in the first memory controller 154, while storing other data in the second memory controller 155.

Referring again to FIG. 3, the computer 150 has 64 megabytes of main memory 218 encompassing physical addresses 0 through 0×03 FFFFFF. 32 megabytes of memory are assigned to the first memory controller 154 and 32 megabytes are assigned to the second memory controller 155. Using the base 165 and range 166 registers provided by the first memory controller 154, the operating system has set the AGP related data occupying the lower 32 megabytes of the first main memory 156 referenced by physical addresses 0×00000000 through 0×01FFFFFF. For example, if the GART Range 184 begins at the 256 megabyte virtual address boundary 0×10000000, the invention enables translation of virtual addresses within the GART Range 184 to physical addresses in the lower 32 megabytes of the first main memory 156 corresponding to physical addresses in the range 0×00000000 through 0×01FFFFFF.

Upon a request from the graphics accelerator 160 the first memory controller 154 analyzes the address in the request to identify whether the address is in the first main memory 156. If the address is not within the first main memory 156, the first memory controller 154 re-routes the request to the second memory controller 155. By having the GART tables and their referenced memory located on the first memory controller 154 having the AGP, the re-routing of memory requests to the other memory controller 155 is minimized.

In one embodiment, a hardware abstraction layer (HAL) directs the operating system to place the GART table and texture memory in the first memory controller 154. The HAL is a small layer of software that presents the rest of the computer system with an abstract model of any hardware that is not part of the processors 152. The HAL hides platform-specific details from the rest of the system and removes the need to have different versions of the operating system for platforms from different vendors.

Referring to FIG. 4, a second embodiment of the invention is illustrated. This second embodiment has a second memory controller 190 also having an accelerated graphics port 192 for use by a graphics accelerator 170. Each of the memory controllers 154, 190 provide a set of registers defining a range of addresses that are used by the operating system for accelerated graphics port transactions. In a third embodiment of the invention, a single chip contains a plurality of memory controllers each memory controller having an AGP and a set of configuration registers identifying a range of addresses that are used for AGP transactions.

FIG. 5 illustrates the translation of a virtual address 200 to a physical address 202 in one embodiment of the invention. As discussed previously, in one embodiment, the operating system attempts to allocate those virtual addresses falling within the GART range 184 (FIG. 3) to the first main memory 156 (FIG. 3).

A virtual address 200 includes a virtual page number field 204 and an offset field 206. Translation of the contents of the virtual page number field 204 occurs by finding a page table entry (PTE) corresponding to the virtual page number field 204 among the plurality of GART PTEs 208 in the GART table 210. To identify the appropriate PTE having the physical address translation, the GART base address 212 is combined at a state 213 with the contents of the virtual page number field 204 to obtain a PTE address 214. The contents referenced by the PTE address 214 provide the physical page number 216 corresponding to the virtual page number 204. The physical page number 216 is then combined at a state 217 with the contents of the offset field 206 to form the physical address 202. The physical address 202 in turn references a location in the first main memory 156 having the desired information.

The GART table 210 may include a plurality of PTEs 208 having a size corresponding to the memory page size used by the processors 152 (FIG. 2). For example, an Intel® Pentium® or Pentium® Pro processor operates on memory pages having a size of 4K. Thus, a GART table 210 adapted for use with these processors may include PTEs referencing 4K pages. In one embodiment, the virtual page number field 204 comprises the upper 20 bits and the offset field 206 comprises the lower 12 bits of a 32 bit virtual address 200. Thus, each page includes 212=4096(4K) addresses and the lower 12 bits of the offset field 206 locate the desired information within a page referenced by the upper 20 bits of the virtual page number field 204.

FIG. 6 illustrates one possible format for a GART PTE 220. The GART PTE 220 includes a feature bits field 222 and a physical page translation (PPT) field 224. In contrast to prior art systems where hardwired circuitry defines a page table format, the GART table 210 (FIG. 5) may include PTEs of configurable length enabling optimization of table size and the use of feature bits defined by software. The PPT field 224 includes PPTSize bits to generate a physical address 202 (FIG. 5). The PPTSize defines the number of translatable addresses.

In one embodiment, an initialization BIOS implements the GART table 210 (FIG. 5) by loading configuration registers in the first memory controller 154 (FIG. 2) during system boot up. In another embodiment, the operating system implements the GART table 210 (FIG. 5) using an API to load the configuration registers in the first memory controller 154 (FIG. 3) during system boot up.

As noted earlier, a GART table 210 includes multiple PTEs, each having physical page translation information 224 and software feature bits 222. The GART table 210 may be located at any physical address in the main memory 218, such as the 2 megabyte physical address 0×00200000. The operating system attempts to place the GART table 210 in the memory range provided by the registers 165, 166 in the first memory controller 154 if space is available. By placing the GART table 210 in this memory range, fewer memory requests from the graphic accelerator 160 need to travel over the PCI bus 158 to the second memory controller 166 as compared to traditional systems. For a system having a 4K memory page size and a GART PTE 220 of 8 byte length, the GART table 210 is configured as follows:

PhysBase := 0x00000000 Start of remapped physical address
PhysSize := 32 megabytes Size of remapped physical
addresses
AGPAperture := 0x10000000 Start address of GART Range
GARTBase := 0x00200000 Start address of GART table
2PTESize := 8 bytes Size of each GART Page Table
Entry
PageSize := 4 kilobytes Memory page size

To determine the number of PTEs in the GART table 210, the size of the physical address space in main memory 218 allocated to AGP related data, the upper 32 megabytes=33554432 bytes, is divided by the memory page size, 4K=4096 bytes, to obtain 8192 PTEs. Since there are 8 bytes in each PTE, the GART table consists of 65,536 bytes (8192×8). Note that 8192=213=2PTESize and thus, PTESize=13. Using the values supplied by the base and range registers, the operating system programs the configuration registers with the following values to set up the GART table 210:

PhysBase := 0x00000000 Start of remapped physical
address
AGPAperture := 0x10000000 Start address of GART Range
GARTBase := 0x00000000 Start address of GART table
PTESize := 3 2PTEsize = Size in bytes
of the PTE
PPTSize := 13 Number of PPT bits in each PTE
Base Register 0x00000000 Starting point of memory in the
165 :=  first memory controller 154
Range Register 0x01FFFFFF Range of memory available for
166 :=  AGP transactions

Note that the operating system chose to set up the GARTBase and PhysBase in the range of addresses suggested by the base register 165 and range register 166 located in first memory controller 154.

FIG. 7 illustrates the translation of a virtual address 200 to a physical address 202 (FIG. 5a) using a translation lookaside buffer (TLB) 240. As before, a virtual address 200 includes a virtual page number field 204 and an offset field 206. Translation of the virtual page number field 204 occurs by finding a PTE of the GART table 210 corresponding to the contents of the virtual page number field 204. The GART base address 212 is combined at 213 with the contents of the virtual page number field 204 to obtain a PTE address 214. The PTE address 214 in turn provides the physical page number 216 corresponding to the virtual page number 204. At this point, a TLB entry 242 is formed having a virtual page field 246, its corresponding physical page field 244, a least recently used (LRU) counter 250 to determine the relative age of the TLB entry 242 and a status indicator 248 to determine when the TLB 240 has valid information. The TLB entry 242 is stored in a TLB 240 having a plurality of TLB entries 252. In one embodiment, there are a sufficient quantity of TLB entries 252 to cover all of the translatable addresses in the entire GART range 184 (FIG. 3). In this embodiment, the first memory controller 154 (FIG. 2) includes a block of registers to implement the TLB 240. In another embodiment, first memory controller 154 (FIG. 2) includes a fast memory portion, such as cache SRAM, to implement the TLB 240.

The invention advantageously overcomes several limitations of existing technologies and alternatives. For example, the AGP connection can support data transfers over 500 megabytes a second. By defining a set of memory that is available for AGP transaction, operating systems can optimize system performance by keeping the graphic data on the memory controller with the accelerated graphics port. The memory controller having the accelerated graphics port handles memory transactions concurrently with transactions being processed by the other memory controller.

Additionally, the invention enables storing, addressing and retrieving graphics data from relatively inexpensive main memory without the bandwidth limitations of current system bus designs. It is to be noted that in an alternative embodiment of the invention, the memory controllers may be on the same semiconductor chip as the memory that they control.

In contrast to the conventional computer system architecture 100 (FIG. 1), embodiments of the invention enable relocation of a portion of the 3D graphics data, such as the texture data, from the local frame buffer to main memory connected to a dedicated memory controller to reduce the size, and thus the cost, of the local frame buffer and to improve system performance. For example, as texture data is generally read only, moving it to main memory does not cause coherency or data consistency problems.

Moreover, as the complexity and quality of 3D images has increased, leaving 3D graphics data in the local frame buffer 112 has served to increase the computer system cost over time. By moving 3D graphics data to a memory controller with its main memory, the architecture of the invention reduces the total system cost since it is less expensive to increase main memory 156 with a second controller 154 than to increase local frame buffer memory 112.

The invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiment is to be considered in all respects only as illustrative and not restrictive and the scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced with their scope.

Claims (50)

What is claimed is:
1. A multiple memory controller system, comprising:
at least two memory controllers for controlling a main memory, wherein a first of the at least two memory controllers is directly connected to a central processing unit bus, a bus supporting a peripheral device, and the main memory, and also wherein the first of the at least two memory controllers comprises:
an accelerated graphics port for establishing a dedicated point-to-point connection between the first of the at least two memory controllers and an accelerated graphics processor; and
at least one configuration register electrically connected to the accelerated graphics port and wherein the configuration register defines a range of addresses in memory that are preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
2. The system of claim 1, wherein at least two of the at least two memory controllers include an accelerated graphics port and at least one configuration register defining a preferred range of addresses that are used for accelerated graphics port transactions.
3. The system of claim 1, wherein at least two of the at least two memory controllers are manufactured on the same chip.
4. The system of claim 1, wherein the first of the at least two memory controllers maintains a graphical address remapping table comprising at least one page table entry (PTE) providing information for translation of a virtual address to a physical address, wherein the virtual address includes a first portion and a second portion, the first portion corresponding to a PTE in the graphical address remapping table and wherein the second portion and information provided by the PTE are combined to provide the physical address.
5. The system of claim 4, wherein the first portion comprises a virtual page number field.
6. The system of claim 4, wherein the second portion comprises an offset field.
7. The system of claim 4, wherein the graphical address remapping table is configured by loading at least one configuration register during boot up of a computer system.
8. The system of claim 7, wherein the at least one configuration register includes a starting address of the graphical address remapping table.
9. The system of claim 7, wherein the at least one configuration register includes a boundary address defining the lowest address of a graphical address remapping table range.
10. The system of claim 7, wherein the at least one configuration register includes a range register defining the amount of memory that is preferentially used over other addresses for storage of graphics data for accelerated graphic port transactions.
11. The system of claim 7, wherein an initialization BIOS loads the at least one configuration register.
12. The system of claim 7, wherein an operating system API loads the at least one configuration register.
13. The system of claim 1, wherein the one of the at least two memory controllers and a memory are on a single semiconductor chip.
14. A computer, comprising:
at least one accelerated graphics processor; and
at least two memory controllers for controlling a main memory, wherein a first of the at least two memory controllers is directly connected to a central processing unit bus, a bus supporting a peripheral device, and the main memory, and also wherein the first of the at least two memory controllers comprises:
an accelerated graphics port for establishing a dedicated point-to-point connection between the first of the at least two memory controllers and the accelerated graphics processor; and
at least one configuration register, the configuration register connected to the first of the at least two memory controllers, and wherein the configuration register defines a range of addresses that are preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
15. The computer of claim 14, wherein at least two of the at least two memory controllers include an accelerated graphics port.
16. The computer of claim 14, wherein at least two of the at least two memory controllers are included on the same chip.
17. The computer of claim 14, further comprising a graphical address remapping table residing on a memory connected to said first of the at least two memory controllers.
18. The computer of claim 17, wherein the graphical address remapping table is configured by loading at least one configuration register during boot up of a computer system.
19. The computer of claim 17, wherein the at least one configuration register includes a starting address of the graphical address remapping table.
20. The computer of claim 17, wherein the at least one configuration register includes a boundary address defining the lowest address of a graphical address remapping table range.
21. The computer of claim 17, wherein an initialization BIOS loads the at least one configuration register.
22. The computer of claim 17, wherein an operating system API loads the at least one configuration register.
23. The computer of claim 14, further comprising a graphical address remapping table residing on said first of the at least two memory controllers, wherein the graphical address remapping table comprises at least one page table entry (PTE) providing information for translation of a virtual address to a physical address, wherein the virtual address includes a first portion and a second portion, the first portion corresponding to a PTE in the graphical address remapping table and wherein the second portion and the information provided by the PTE are combined to provide the physical address.
24. The computer of claim 14, wherein the first portion comprises a virtual page number field.
25. The computer of claim 14, wherein the second portion comprises an offset field.
26. The computer of claim 14, wherein said first of the at least two memory controllers and a memory are on a single semiconductor chip.
27. A multiple memory controller computer comprising:
means for transmitting data to at least two memory controllers that each control a main memory wherein a first of the at least two memory controllers is directly connected to a central processing unit bus, a bus supporting a peripheral device, and the main memory;
means for providing a dedicated point-to-point connection between a graphics accelerator and a first of the at least two memory controllers; and
means for configuring at least one configuration register, the configuration register connected to the first of the at least two memory controllers, and wherein the configuration register defines a range of addresses that are preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
28. The computer of claim 27, further comprising means for controlling a graphical address remapping table having at least one page table entry (PTE) providing information for a translation of a virtual address to a physical address, wherein the virtual address includes a first portion and a second portion, the first portion corresponding to a PTE in the graphical address remapping table and wherein the second portion and information provided by the PTE are combined to provide the physical address.
29. The computer of claim 28, wherein the first portion comprises a virtual page number field.
30. The computer of claim 28, wherein the second portion comprises an offset field.
31. The computer of claim 28, wherein the physical address references a location in a memory.
32. The computer of claim 28, wherein the graphical address remapping table is configured by loading said at least one configuration register during boot up of a computer system.
33. The computer of claim 32, wherein said at least one configuration register includes a starting address of the graphics address remapping table.
34. The computer of claim 32, wherein the at least one configuration register includes a boundary address defining the lowest address of a graphical address relocation table range.
35. The computer of claim 32, wherein said at least one configuration register includes a range register defining the amount of memory that is preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
36. The computer of claim 32, wherein an initialization BIOS loads said at least one configuration register.
37. The computer of claim 32, wherein an operating system API loads said at least one configuration register.
38. The computer of claim 27, wherein said first of the at least two memory controllers and the memory are on a single semiconductor chip.
39. A multiple memory controller system, comprising:
a processing unit;
a graphics accelerator; and
at least two memory controllers for controlling a main memory which receive memory requests from the processing unit and the graphics accelerator, wherein a first of the at least two memory controllers is directly connected to a central processing unit (CPU) bus, a peripheral component interface (PCI) bus, and the main memory, and wherein the first of the at least two memory controllers is connected to the graphics accelerator via a dedicated point-to-point connection configured to exclusively transfer graphics related information, and wherein the first of the at least two memory controllers comprises:
a base register defining the starting point of memory that is available on said first of the at least two memory controllers that is preferentially used over other addresses for storage of graphics data by the operating system for transactions associated with the dedicated point-to-point connection, and
a range register defining a range of memory following the address referenced by the base register that is preferentially used over other addresses for storage of graphics data by the operating system for transactions associated with the dedicated point-to-point connection.
40. A method of using a multiple memory controller computer comprising:
controlling a main memory with at least two memory controllers, wherein a first memory controller is connected to an accelerated graphics processor via a dedicated point-to-point connection, and wherein a first of the at least two memory controllers is directly connected to a central processing unit bus, a bus supporting a peripheral device, and the main memory; and
configuring at least one configuration register to the first memory controller, wherein the configuration register defines a group of addresses in the main memory that are preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
41. The method of claim 40, further comprising the act of controlling a graphical address remapping table having at least one page table entry (PTE) which provides information for a translation of a virtual address to a physical address, wherein the virtual address includes a first portion and a second portion, the first portion corresponding to a PTE in the graphical address remapping table and wherein the second portion and information provided by the PTE are combined to provide the physical address.
42. The method of claim 41, further comprising the act of allocating a virtual page number field to the first portion.
43. The method of claim 41, further comprising the act of allocating an offset field to the second portion.
44. The method of claim 41, further comprising the act of loading said at least one configuration register during boot up of a computer system.
45. The method of claim 44, further comprising the act of defining in a base address register the starting point of memory preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
46. The method of claim 44, further comprising the act of setting a boundary address register defining the lowest address of the graphical address remapping table.
47. The method of claim 44, further comprising the act of using a range register in the at least one configuration register to define the amount of memory that is preferentially used over other addresses for storage of graphics data for transactions associated with the dedicated point-to-point connection.
48. The method of claim 44, further comprising the act of using an initialization BIOS to load said at least one configuration register.
49. The method of claim 44, further comprising the act of using the operating system API to load said at least one configuration register.
50. The method of claim 40, further comprising the act of manufacturing said at least two memory controllers and a memory on a single semiconductor chip.
US09892917 1997-12-30 2001-06-26 Accelerated graphics port for a multiple memory controller computer system Active 2018-11-13 US6717582B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US09000511 US6252612B1 (en) 1997-12-30 1997-12-30 Accelerated graphics port for multiple memory controller computer system
CA 2313257 CA2313257C (en) 1997-12-30 2000-06-29 Accelerated graphics port for multiple memory controller computer system
US09892917 US6717582B2 (en) 1997-12-30 2001-06-26 Accelerated graphics port for a multiple memory controller computer system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09892917 US6717582B2 (en) 1997-12-30 2001-06-26 Accelerated graphics port for a multiple memory controller computer system
US10776439 US7071946B2 (en) 1997-12-30 2004-02-10 Accelerated graphics port for a multiple memory controller computer system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09000511 Continuation US6252612B1 (en) 1997-12-30 1997-12-30 Accelerated graphics port for multiple memory controller computer system

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10776439 Continuation US7071946B2 (en) 1997-12-30 2004-02-10 Accelerated graphics port for a multiple memory controller computer system

Publications (2)

Publication Number Publication Date
US20030025702A1 true US20030025702A1 (en) 2003-02-06
US6717582B2 true US6717582B2 (en) 2004-04-06

Family

ID=25681925

Family Applications (2)

Application Number Title Priority Date Filing Date
US09000511 Expired - Lifetime US6252612B1 (en) 1997-12-30 1997-12-30 Accelerated graphics port for multiple memory controller computer system
US09892917 Active 2018-11-13 US6717582B2 (en) 1997-12-30 2001-06-26 Accelerated graphics port for a multiple memory controller computer system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09000511 Expired - Lifetime US6252612B1 (en) 1997-12-30 1997-12-30 Accelerated graphics port for multiple memory controller computer system

Country Status (1)

Country Link
US (2) US6252612B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050001847A1 (en) * 1997-12-30 2005-01-06 Joseph Jeddeloh Method of implementing an accelerated graphics/port for a multiple memory controller computer system
US20070057957A1 (en) * 2005-09-09 2007-03-15 Microsoft Corporation Address translation in an integrated graphics environment

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7007076B1 (en) * 1998-10-23 2006-02-28 Ebay Inc. Information presentation and management in an online trading environment
US6058417A (en) 1998-10-23 2000-05-02 Ebay Inc. Information presentation and management in an online trading environment
US6606098B1 (en) * 1999-03-19 2003-08-12 Ati International Srl Method and apparatus having an extended video graphics bus
US6469703B1 (en) 1999-07-02 2002-10-22 Ati International Srl System of accessing data in a graphics system and method thereof
US6546449B1 (en) * 1999-07-02 2003-04-08 Ati International Srl Video controller for accessing data in a system and method thereof
US6457068B1 (en) * 1999-08-30 2002-09-24 Intel Corporation Graphics address relocation table (GART) stored entirely in a local memory of an expansion bridge for address translation
US6557065B1 (en) * 1999-12-20 2003-04-29 Intel Corporation CPU expandability bus
US7673229B1 (en) 2000-06-07 2010-03-02 Ebay Inc. Apparatus and method for generating sub-codes to a turbo-encoder
US6963343B1 (en) * 2000-06-23 2005-11-08 Micron Technology, Inc. Apparatus and method for dynamically disabling faulty embedded memory in a graphic processing system
US6791555B1 (en) * 2000-06-23 2004-09-14 Micron Technology, Inc. Apparatus and method for distributed memory control in a graphics processing system
US6828980B1 (en) * 2000-10-02 2004-12-07 Nvidia Corporation System, method and computer program product for z-texture mapping
US6646646B2 (en) 2000-12-13 2003-11-11 Micron Technology, Inc. Memory system having programmable multiple and continuous memory regions and method of use thereof
US6734865B1 (en) 2000-12-13 2004-05-11 Micron Technology, Inc. Method and system for mapping various length data regions
US6816165B1 (en) 2000-12-13 2004-11-09 Micron Technology, Inc. Memory system having multiple address allocation formats and method for use thereof
US6636946B2 (en) 2001-03-13 2003-10-21 Micron Technology, Inc. System and method for caching data based on identity of requestor
US7009618B1 (en) * 2001-07-13 2006-03-07 Advanced Micro Devices, Inc. Integrated I/O Remapping mechanism
US6828987B2 (en) * 2001-08-07 2004-12-07 Ati Technologies, Inc. Method and apparatus for processing video and graphics data
US7253818B2 (en) * 2001-08-07 2007-08-07 Ati Technologies, Inc. System for testing multiple devices on a single system and method thereof
US7016418B2 (en) * 2001-08-07 2006-03-21 Ati Technologies, Inc. Tiled memory configuration for mapping video data and method thereof
US6789155B2 (en) 2001-08-29 2004-09-07 Micron Technology, Inc. System and method for controlling multi-bank embedded DRAM
US20040017374A1 (en) * 2002-07-25 2004-01-29 Chi-Yang Lin Imaging data accessing method
US7145566B2 (en) * 2003-07-18 2006-12-05 Microsoft Corporation Systems and methods for updating a frame buffer based on arbitrary graphics calls
US20050012751A1 (en) * 2003-07-18 2005-01-20 Karlov Donald David Systems and methods for efficiently updating complex graphics in a computer system by by-passing the graphical processing unit and rendering graphics in main memory
GB2406184B (en) * 2003-09-17 2006-03-15 Advanced Risc Mach Ltd Data processing system
US7487341B2 (en) * 2006-06-29 2009-02-03 Intel Corporation Handling address translations and exceptions of a heterogeneous resource of a processor using another processor resource
US8245011B2 (en) * 2008-02-08 2012-08-14 Texas Instruments Incorporated Method and system for geometry-based virtual memory management in a tiled virtual memory
US8719547B2 (en) 2009-09-18 2014-05-06 Intel Corporation Providing hardware support for shared virtual memory between local and remote physical memory

Citations (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016545A (en) 1975-07-31 1977-04-05 Harris Corporation Plural memory controller apparatus
US4507730A (en) 1981-10-01 1985-03-26 Honeywell Information Systems Inc. Memory system with automatic memory configuration
US4937734A (en) 1989-02-21 1990-06-26 Sun Microsystems, Inc. High speed bus with virtual memory data transfer and rerun cycle capability
US4969122A (en) 1989-08-21 1990-11-06 Sun Microsystems, Inc. Apparatus for page tagging in a computer system
WO1992002879A1 (en) 1990-08-03 1992-02-20 Du Pont Pixel Systems Limited Virtual memory system
US5109520A (en) 1985-02-19 1992-04-28 Tektronix, Inc. Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers
US5121487A (en) 1989-02-21 1992-06-09 Sun Microsystems, Inc. High speed bus with virtual memory data transfer capability using virtual address/data lines
US5133058A (en) 1989-09-18 1992-07-21 Sun Microsystems, Inc. Page-tagging translation look-aside buffer for a computer memory system
US5155816A (en) 1989-02-10 1992-10-13 Intel Corporation Pipelined apparatus and method for controlled loading of floating point data in a microprocessor
US5222222A (en) 1990-12-18 1993-06-22 Sun Microsystems, Inc. Apparatus and method for a space saving translation lookaside buffer for content addressable memory
US5263142A (en) 1990-04-12 1993-11-16 Sun Microsystems, Inc. Input/output cache with mapped pages allocated for caching direct (virtual) memory access input/output data based on type of I/O devices
US5265213A (en) 1990-12-10 1993-11-23 Intel Corporation Pipeline system for executing predicted branch target instruction in a cycle concurrently with the execution of branch instruction
US5265236A (en) 1990-11-29 1993-11-23 Sun Microsystems, Inc. Method and apparatus for increasing the speed of memory access in a virtual memory system having fast page mode
US5265227A (en) 1989-11-14 1993-11-23 Intel Corporation Parallel protection checking in an address translation look-aside buffer
US5305444A (en) 1990-12-21 1994-04-19 Sun Microsystems, Inc. Apparatus for increasing the number of hits in a translation lookaside buffer including instruction address lookaside register
US5313577A (en) 1991-08-21 1994-05-17 Digital Equipment Corporation Translation of virtual addresses in a computer graphics system
US5315696A (en) 1991-08-21 1994-05-24 Digital Equipment Corporation Graphics command processing method in a computer graphics system
US5315698A (en) 1991-08-21 1994-05-24 Digital Equipment Corporation Method and apparatus for varying command length in a computer graphics system
US5321836A (en) 1985-06-13 1994-06-14 Intel Corporation Virtual memory management method and apparatus utilizing separate and independent segmentation and paging mechanism
US5321807A (en) 1991-11-27 1994-06-14 Mumford Christopher J Accelerated graphics display method
US5321810A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Address method for computer graphics system
US5321806A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Method and apparatus for transmitting graphics command in a computer graphics system
US5361340A (en) 1990-01-05 1994-11-01 Sun Microsystems, Inc. Apparatus for maintaining consistency in a multiprocessor computer system using virtual caching
US5392393A (en) 1993-06-04 1995-02-21 Sun Microsystems, Inc. Architecture for a high performance three dimensional graphics accelerator
US5396614A (en) 1992-06-25 1995-03-07 Sun Microsystems, Inc. Method and apparatus for a secure protocol for virtual memory managers that use memory objects
US5408605A (en) 1993-06-04 1995-04-18 Sun Microsystems, Inc. Command preprocessor for a high performance three dimensional graphics accelerator
US5426750A (en) 1990-12-21 1995-06-20 Sun Microsystems, Inc. Translation lookaside buffer apparatus and method with input/output entries, page table entries and page table pointers
US5442755A (en) * 1989-12-25 1995-08-15 Hitachi, Ltd. Multi-processor system with lock address register in each processor for storing lock address sent to bus by another processor
US5446854A (en) 1993-10-20 1995-08-29 Sun Microsystems, Inc. Virtual memory computer apparatus and address translation mechanism employing hashing scheme and page frame descriptor that support multiple page sizes
US5465337A (en) 1992-08-13 1995-11-07 Sun Microsystems, Inc. Method and apparatus for a memory management unit supporting multiple page sizes
US5479627A (en) 1993-09-08 1995-12-26 Sun Microsystems, Inc. Virtual address to physical address translation cache that supports multiple page sizes
US5491806A (en) 1990-06-26 1996-02-13 Lsi Logic Corporation Optimized translation lookaside buffer slice having stored mask bits
US5500948A (en) 1991-10-29 1996-03-19 Intel Corporation Translating instruction pointer virtual addresses to physical addresses for accessing an instruction cache
US5524233A (en) 1993-03-31 1996-06-04 Intel Corporation Method and apparatus for controlling an external cache memory wherein the cache controller is responsive to an interagent communication for performing cache control operations
US5542062A (en) 1989-12-01 1996-07-30 Silicon Graphics, Inc. Cache memory system employing virtual address primary instruction and data caches and physical address secondary cache
US5548739A (en) 1993-11-04 1996-08-20 Sun Microsystems, Inc. Method and apparatus for rapidly retrieving data from a physically addressed data storage structure using address page crossing predictive annotations
US5553023A (en) 1994-12-23 1996-09-03 Lsi Logic Corporation Memory partitioning
US5584014A (en) 1994-12-20 1996-12-10 Sun Microsystems, Inc. Apparatus and method to preserve data in a set associative memory device
US5586283A (en) 1993-10-07 1996-12-17 Sun Microsystems, Inc. Method and apparatus for the reduction of tablewalk latencies in a translation look aside buffer
WO1997026604A1 (en) 1996-01-16 1997-07-24 Monolithic System Technology, Inc. Method and structure for improving display data bandwidth in a unified memory architecture system
US5664161A (en) 1989-10-16 1997-09-02 Hitachi, Ltd. Address-translatable graphic processor, data processor and drawing method with employment of the same
US5664162A (en) 1994-05-23 1997-09-02 Cirrus Logic, Inc. Graphics accelerator with dual memory controllers
US5675762A (en) 1992-04-03 1997-10-07 International Business Machines Corporation System for locking down part of portion of memory and updating page directory with entry corresponding to part of portion of the memory locked down
US5675750A (en) 1993-11-12 1997-10-07 Toshiba America Information Systems Interface having a bus master arbitrator for arbitrating occupation and release of a common bus between a host processor and a graphics system processor
US5737765A (en) 1995-03-15 1998-04-07 Texas Instruments Inc Electronic system with circuitry for selectively enabling access to configuration registers used by a memory controller
US5778197A (en) 1996-04-26 1998-07-07 International Business Machines Corp. Method for allocating system resources in a hierarchical bus structure
US5815167A (en) 1996-06-27 1998-09-29 Intel Corporation Method and apparatus for providing concurrent access by a plurality of agents to a shared memory
US5845327A (en) 1995-05-03 1998-12-01 Apple Computer, Inc. Cache coherency where multiple processors may access the same data over independent access paths
US5854637A (en) 1995-08-17 1998-12-29 Intel Corporation Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller
US5854638A (en) 1996-02-02 1998-12-29 Opti Inc. Unified memory architecture with parallel access by host and video controller
US5861893A (en) 1997-05-27 1999-01-19 Intel Corporation System and method for graphics data concurrency and coherency
US5889970A (en) 1997-05-09 1999-03-30 Compaq Computer Corp. Dual purpose apparatus, method and system for accelerated graphics port and peripheral component interconnect
US5892964A (en) 1997-06-30 1999-04-06 Compaq Computer Corp. Computer bridge interfaces for accelerated graphics port and peripheral component interconnect devices
US5909559A (en) 1997-04-04 1999-06-01 Texas Instruments Incorporated Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
US5911149A (en) * 1996-11-01 1999-06-08 Nec Electronics Inc. Apparatus and method for implementing a programmable shared memory with dual bus architecture
US5911051A (en) 1996-03-29 1999-06-08 Intel Corporation High-throughput interconnect allowing bus transactions based on partial access requests
US5914727A (en) * 1997-09-09 1999-06-22 Compaq Computer Corp. Valid flag for disabling allocation of accelerated graphics port memory space
US5999183A (en) * 1997-07-10 1999-12-07 Silicon Engineering, Inc. Apparatus for creating a scalable graphics system with efficient memory and bandwidth usage
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US6008823A (en) * 1995-08-01 1999-12-28 Rhoden; Desi Method and apparatus for enhancing access to a shared memory
US6118462A (en) * 1997-07-01 2000-09-12 Memtrax Llc Computer system controller having internal memory and external memory control
US6230223B1 (en) * 1998-06-01 2001-05-08 Compaq Computer Corporation Dual purpose apparatus method and system for accelerated graphics or second memory interface
US6233702B1 (en) * 1992-12-17 2001-05-15 Compaq Computer Corporation Self-checked, lock step processor pairs

Patent Citations (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016545A (en) 1975-07-31 1977-04-05 Harris Corporation Plural memory controller apparatus
US4507730A (en) 1981-10-01 1985-03-26 Honeywell Information Systems Inc. Memory system with automatic memory configuration
US5109520A (en) 1985-02-19 1992-04-28 Tektronix, Inc. Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers
US5321836A (en) 1985-06-13 1994-06-14 Intel Corporation Virtual memory management method and apparatus utilizing separate and independent segmentation and paging mechanism
US5155816A (en) 1989-02-10 1992-10-13 Intel Corporation Pipelined apparatus and method for controlled loading of floating point data in a microprocessor
US4937734A (en) 1989-02-21 1990-06-26 Sun Microsystems, Inc. High speed bus with virtual memory data transfer and rerun cycle capability
US5121487A (en) 1989-02-21 1992-06-09 Sun Microsystems, Inc. High speed bus with virtual memory data transfer capability using virtual address/data lines
US4969122A (en) 1989-08-21 1990-11-06 Sun Microsystems, Inc. Apparatus for page tagging in a computer system
US5133058A (en) 1989-09-18 1992-07-21 Sun Microsystems, Inc. Page-tagging translation look-aside buffer for a computer memory system
US5664161A (en) 1989-10-16 1997-09-02 Hitachi, Ltd. Address-translatable graphic processor, data processor and drawing method with employment of the same
US5265227A (en) 1989-11-14 1993-11-23 Intel Corporation Parallel protection checking in an address translation look-aside buffer
US5542062A (en) 1989-12-01 1996-07-30 Silicon Graphics, Inc. Cache memory system employing virtual address primary instruction and data caches and physical address secondary cache
US5442755A (en) * 1989-12-25 1995-08-15 Hitachi, Ltd. Multi-processor system with lock address register in each processor for storing lock address sent to bus by another processor
US5361340A (en) 1990-01-05 1994-11-01 Sun Microsystems, Inc. Apparatus for maintaining consistency in a multiprocessor computer system using virtual caching
US5263142A (en) 1990-04-12 1993-11-16 Sun Microsystems, Inc. Input/output cache with mapped pages allocated for caching direct (virtual) memory access input/output data based on type of I/O devices
US5491806A (en) 1990-06-26 1996-02-13 Lsi Logic Corporation Optimized translation lookaside buffer slice having stored mask bits
US5546555A (en) 1990-06-26 1996-08-13 Lsi Logic Corporation Optimized translation lookaside buffer slice having stored mask bits
WO1992002879A1 (en) 1990-08-03 1992-02-20 Du Pont Pixel Systems Limited Virtual memory system
US5265236A (en) 1990-11-29 1993-11-23 Sun Microsystems, Inc. Method and apparatus for increasing the speed of memory access in a virtual memory system having fast page mode
US5265213A (en) 1990-12-10 1993-11-23 Intel Corporation Pipeline system for executing predicted branch target instruction in a cycle concurrently with the execution of branch instruction
US5222222A (en) 1990-12-18 1993-06-22 Sun Microsystems, Inc. Apparatus and method for a space saving translation lookaside buffer for content addressable memory
US5426750A (en) 1990-12-21 1995-06-20 Sun Microsystems, Inc. Translation lookaside buffer apparatus and method with input/output entries, page table entries and page table pointers
US5305444A (en) 1990-12-21 1994-04-19 Sun Microsystems, Inc. Apparatus for increasing the number of hits in a translation lookaside buffer including instruction address lookaside register
US5313577A (en) 1991-08-21 1994-05-17 Digital Equipment Corporation Translation of virtual addresses in a computer graphics system
US5321806A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Method and apparatus for transmitting graphics command in a computer graphics system
US5321810A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Address method for computer graphics system
US5315698A (en) 1991-08-21 1994-05-24 Digital Equipment Corporation Method and apparatus for varying command length in a computer graphics system
US5315696A (en) 1991-08-21 1994-05-24 Digital Equipment Corporation Graphics command processing method in a computer graphics system
US5500948A (en) 1991-10-29 1996-03-19 Intel Corporation Translating instruction pointer virtual addresses to physical addresses for accessing an instruction cache
US5321807A (en) 1991-11-27 1994-06-14 Mumford Christopher J Accelerated graphics display method
US5675762A (en) 1992-04-03 1997-10-07 International Business Machines Corporation System for locking down part of portion of memory and updating page directory with entry corresponding to part of portion of the memory locked down
US5396614A (en) 1992-06-25 1995-03-07 Sun Microsystems, Inc. Method and apparatus for a secure protocol for virtual memory managers that use memory objects
US5465337A (en) 1992-08-13 1995-11-07 Sun Microsystems, Inc. Method and apparatus for a memory management unit supporting multiple page sizes
US6233702B1 (en) * 1992-12-17 2001-05-15 Compaq Computer Corporation Self-checked, lock step processor pairs
US5524233A (en) 1993-03-31 1996-06-04 Intel Corporation Method and apparatus for controlling an external cache memory wherein the cache controller is responsive to an interagent communication for performing cache control operations
US5392393A (en) 1993-06-04 1995-02-21 Sun Microsystems, Inc. Architecture for a high performance three dimensional graphics accelerator
US5440682A (en) 1993-06-04 1995-08-08 Sun Microsystems, Inc. Draw processor for a high performance three dimensional graphic accelerator
US5408605A (en) 1993-06-04 1995-04-18 Sun Microsystems, Inc. Command preprocessor for a high performance three dimensional graphics accelerator
US5479627A (en) 1993-09-08 1995-12-26 Sun Microsystems, Inc. Virtual address to physical address translation cache that supports multiple page sizes
US5586283A (en) 1993-10-07 1996-12-17 Sun Microsystems, Inc. Method and apparatus for the reduction of tablewalk latencies in a translation look aside buffer
US5446854A (en) 1993-10-20 1995-08-29 Sun Microsystems, Inc. Virtual memory computer apparatus and address translation mechanism employing hashing scheme and page frame descriptor that support multiple page sizes
US5548739A (en) 1993-11-04 1996-08-20 Sun Microsystems, Inc. Method and apparatus for rapidly retrieving data from a physically addressed data storage structure using address page crossing predictive annotations
US5675750A (en) 1993-11-12 1997-10-07 Toshiba America Information Systems Interface having a bus master arbitrator for arbitrating occupation and release of a common bus between a host processor and a graphics system processor
US5664162A (en) 1994-05-23 1997-09-02 Cirrus Logic, Inc. Graphics accelerator with dual memory controllers
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US5584014A (en) 1994-12-20 1996-12-10 Sun Microsystems, Inc. Apparatus and method to preserve data in a set associative memory device
US5553023A (en) 1994-12-23 1996-09-03 Lsi Logic Corporation Memory partitioning
US5737765A (en) 1995-03-15 1998-04-07 Texas Instruments Inc Electronic system with circuitry for selectively enabling access to configuration registers used by a memory controller
US5845327A (en) 1995-05-03 1998-12-01 Apple Computer, Inc. Cache coherency where multiple processors may access the same data over independent access paths
US6008823A (en) * 1995-08-01 1999-12-28 Rhoden; Desi Method and apparatus for enhancing access to a shared memory
US5854637A (en) 1995-08-17 1998-12-29 Intel Corporation Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller
WO1997026604A1 (en) 1996-01-16 1997-07-24 Monolithic System Technology, Inc. Method and structure for improving display data bandwidth in a unified memory architecture system
US5854638A (en) 1996-02-02 1998-12-29 Opti Inc. Unified memory architecture with parallel access by host and video controller
US5911051A (en) 1996-03-29 1999-06-08 Intel Corporation High-throughput interconnect allowing bus transactions based on partial access requests
US5778197A (en) 1996-04-26 1998-07-07 International Business Machines Corp. Method for allocating system resources in a hierarchical bus structure
US5815167A (en) 1996-06-27 1998-09-29 Intel Corporation Method and apparatus for providing concurrent access by a plurality of agents to a shared memory
US5911149A (en) * 1996-11-01 1999-06-08 Nec Electronics Inc. Apparatus and method for implementing a programmable shared memory with dual bus architecture
US5909559A (en) 1997-04-04 1999-06-01 Texas Instruments Incorporated Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
US5889970A (en) 1997-05-09 1999-03-30 Compaq Computer Corp. Dual purpose apparatus, method and system for accelerated graphics port and peripheral component interconnect
US5861893A (en) 1997-05-27 1999-01-19 Intel Corporation System and method for graphics data concurrency and coherency
US5892964A (en) 1997-06-30 1999-04-06 Compaq Computer Corp. Computer bridge interfaces for accelerated graphics port and peripheral component interconnect devices
US6118462A (en) * 1997-07-01 2000-09-12 Memtrax Llc Computer system controller having internal memory and external memory control
US5999183A (en) * 1997-07-10 1999-12-07 Silicon Engineering, Inc. Apparatus for creating a scalable graphics system with efficient memory and bandwidth usage
US5914727A (en) * 1997-09-09 1999-06-22 Compaq Computer Corp. Valid flag for disabling allocation of accelerated graphics port memory space
US6230223B1 (en) * 1998-06-01 2001-05-08 Compaq Computer Corporation Dual purpose apparatus method and system for accelerated graphics or second memory interface

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Accelerated Graphics Port Interface Specification, Revision 1.0, Intel Corporation, Jul. 31, 1996.
Intel Advance Information "Intel 400LX AGPSET: 822443LX PCI A.G.P. Controller (PAC)," Aug. 1997, 118pp.
LSI Logic L64852 Mbus-to-Sbus Controller (M2S) Technical Manual. LSI Logic Corporation, 1993.

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050001847A1 (en) * 1997-12-30 2005-01-06 Joseph Jeddeloh Method of implementing an accelerated graphics/port for a multiple memory controller computer system
US6947050B2 (en) 1997-12-30 2005-09-20 Micron Technology Inc. Method of implementing an accelerated graphics/port for a multiple memory controller computer system
US20050264575A1 (en) * 1997-12-30 2005-12-01 Joseph Jeddeloh Method of implementing an accelerated graphics port for a multiple memory controller computer system
US7777752B2 (en) 1997-12-30 2010-08-17 Round Rock Research, Llc Method of implementing an accelerated graphics port for a multiple memory controller computer system
US20110032261A1 (en) * 1997-12-30 2011-02-10 Round Rock Research, Llc Method of implementing an accelerated graphics port for a multiple memory controller computer system
US8564602B2 (en) 1997-12-30 2013-10-22 Round Rock Research, Llc Method of implementing an accelerated graphics port for a multiple memory controller computer system
US20070057957A1 (en) * 2005-09-09 2007-03-15 Microsoft Corporation Address translation in an integrated graphics environment
US7499057B2 (en) * 2005-09-09 2009-03-03 Microsoft Corporation Address translation in an integrated graphics environment

Also Published As

Publication number Publication date Type
US20030025702A1 (en) 2003-02-06 application
US6252612B1 (en) 2001-06-26 grant

Similar Documents

Publication Publication Date Title
US6339813B1 (en) Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory
US4785398A (en) Virtual cache system using page level number generating CAM to access other memories for processing requests relating to a page
US5854637A (en) Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller
US5594886A (en) Pseudo-LRU cache memory replacement method and apparatus utilizing nodes
US6529968B1 (en) DMA controller and coherency-tracking unit for efficient data transfers between coherent and non-coherent memory spaces
US6012106A (en) Prefetch management for DMA read transactions depending upon past history of actual transfer lengths
US5598526A (en) Method and system for displaying images using a dynamically reconfigurable display memory architecture
US6128702A (en) Integrated processor/memory device with victim data cache
US6728820B1 (en) Method of configuring, controlling, and accessing a bridge and apparatus therefor
US6633296B1 (en) Apparatus for providing data to a plurality of graphics processors and method thereof
US5867180A (en) Intelligent media memory statically mapped in unified memory architecture
US6670958B1 (en) Method and apparatus for routing data to multiple graphics devices
US6748496B1 (en) Method and apparatus for providing cacheable data to a peripheral device
US4928225A (en) Coherent cache structures and methods
US6088780A (en) Page table walker that uses at least one of a default page size and a page size selected for a virtual address space to position a sliding field in a virtual address
US6789154B1 (en) Apparatus and method for transmitting data
US5708790A (en) Virtual memory mapping method and system for address translation mapping of logical memory partitions for BAT and TLB entries in a data processing system
US6012132A (en) Method and apparatus for implementing a page table walker that uses a sliding field in the virtual addresses to identify entries in a page table
US5333276A (en) Method and apparatus for priority selection of commands
US5579473A (en) Interface controller for frame buffer random access memory devices
US6442666B1 (en) Techniques for improving memory access in a virtual memory system
US5659715A (en) Method and apparatus for allocating display memory and main memory employing access request arbitration and buffer control
US5522057A (en) Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems
US5615392A (en) Method and apparatus for consolidated buffer handling for computer device input/output
US4757441A (en) Logical arrangement for controlling use of different system displays by main proessor and coprocessor

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12