US6650020B2 - Resin-sealed semiconductor device - Google Patents
Resin-sealed semiconductor device Download PDFInfo
- Publication number
- US6650020B2 US6650020B2 US10/166,246 US16624602A US6650020B2 US 6650020 B2 US6650020 B2 US 6650020B2 US 16624602 A US16624602 A US 16624602A US 6650020 B2 US6650020 B2 US 6650020B2
- Authority
- US
- United States
- Prior art keywords
- die pad
- pad portion
- resin
- lead portions
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32052—Shape in top view
- H01L2224/32055—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
Definitions
- the present invention generally relates to a resin-sealed semiconductor device in which a die pad portion having a semiconductor element mounted thereon is exposed from a sealing resin, and a manufacturing method thereof. More particularly, the present invention relates to a resin-sealed semiconductor device preventing generation of resin voids within a sealing resin, and a manufacturing method thereof.
- Recent reduction in size of electronic equipments requires high-density packaging of semiconductor components such as a resin-sealed semiconductor device.
- the semiconductor components are increasingly reduced in size and thickness.
- semiconductor devices having an increased number of pins are increasingly produced. Accordingly, there is a demand for a small, thin, high-density resin-sealed semiconductor device.
- FIGS. 11A to 11 C show a conventional resin-sealed semiconductor device.
- FIG. 11A is a plan view
- FIG. 11B is a bottom view
- FIG. 11C is a cross-sectional view taken along line A-A 1 in FIG. 11 B.
- a semiconductor element 102 is mounted on a die pad portion 101 of a lead frame.
- the semiconductor element 102 is electrically connected to inner lead portions 103 by thin metal wires 104 .
- the semiconductor element 102 on the die pad portion 101 and the inner lead portions 103 are sealed with a sealing resin 105 .
- the side surface of the sealing resin 105 is flush with the terminal ends of the inner lead portions 103 .
- the bottom surface of the die pad portion 101 is exposed from the sealing resin 105 .
- the tips of the inner lead portions 103 are exposed as external terminals 106 .
- FIGS. 12A to 12 D are cross-sectional views illustrating the steps of the method for manufacturing the conventional resin-sealed semiconductor device using a lead frame.
- a lead frame is first prepared.
- the lead frame has a frame portion, a rectangular die pad portion 101 provided within the frame portion, for mounting a semiconductor element thereon, suspended lead portions for supporting the die pad portion 101 , and beam-like inner lead portions 103 to be electrically connected to the semiconductor element mounted on the die pad portion 101 by connecting means such as thin metal wires.
- a semiconductor element 102 is then bonded to the die pad portion 101 of the lead frame by an adhesive such as silver paste (die bonding step).
- electrode pads (not shown) on the surface of the semiconductor device 102 mounted on the die pad portion 101 are respectively connected with the tips of the inner lead portions 103 of the lead frame by thin metal wires 104 (wire bonding step).
- the die pad portion 101 , the semiconductor element 102 and the inner lead portions 103 are sealed with a sealing resin 105 .
- the sealing step is conducted with the sealing sheet in close contact with the bottom surface of the lead frame. Therefore, the die pad portion 101 , the suspended lead portions, the semiconductor element 102 , the inner lead portions 103 and the connection regions of the thin metal wires 104 are sealed except the bottom surface of the die pad portion 101 and the bottom surface of each inner lead portion 103 . As a result, the bottom surface of the die pad portion 101 is exposed from the bottom surface of the sealing resin 105 .
- a semiconductor element is first mounted on a lead frame and electrical connection thereof is then conducted using thin metal wires.
- the subsequent resin sealing step is conducted with a sealing sheet in close contact with the bottom surface of the lead frame.
- the air may be introduced into the interface between the sealing sheet and the die pad portion and the inner lead portions of the lead frame. In this case, this air is trapped at the interface without being forced to air vents formed in a mold. As a result, the air is trapped at the end of the die pad, whereby resin voids are generated in the sealing resin near the die pad portion.
- Resin voids thus produced in the sealing resin would generate cracks within the resin during operation in the heating environment, hindering mounting of the resin-sealed semiconductor device on a circuit board. This is not preferable in terms of reliability.
- the present invention is made to solve the above conventional problems, and it is an object of the present invention to provide a resin-sealed semiconductor device having a die pad portion exposed from a sealing resin and a manufacturing method thereof, which prevent generation of resin voids within a sealing resin.
- a resin-sealed semiconductor device includes a die pad portion for mounting a semiconductor element thereon, a semiconductor element mounted on the die pad portion and having electrodes, a plurality of lead portions arranged with their respective tips facing the die pad portion, thin metal wires for connecting the electrodes of the semiconductor element to the lead portions, and a sealing resin for sealing the die pad portion, the semiconductor element, the lead portions and connection regions of the thin metal wires except a bottom surface of the die pad portion and respective bottom surfaces and terminal ends of the lead portions.
- the terminal ends of the lead portions are approximately flush with a side surface of the sealing resin.
- the die pad portion has a first recess formed in an outer periphery of the bottom surface thereof.
- the resin-sealed semiconductor device further includes suspended lead portions for supporting the die pad portion.
- the die pad portion has an upward projecting support portion for supporting the semiconductor element.
- a second recess is provided at a region of the bottom surface of the die pad portion that corresponds to the support portion.
- the first recess formed at the bottom surface of the die pad portion is a groove-like recess extending from an outer end of the bottom surface of the die pad portion to the second recess.
- At least the lead portions include first lead portions arranged with their respective tips facing the die pad portion, and second lead portions extending so that their respective tips are located at a position closer to the die pad portion than are the tips of the first lead portions.
- respective bottom surfaces of the first lead portions and respective bottom surfaces of the second lead portions form land electrodes.
- the land electrodes are arranged in at least two rows in a bottom surface region of the sealing resin when viewed two-dimensionally.
- a method for manufacturing a resin-sealed semiconductor device includes the steps of: preparing a lead frame having a die pad portion provided within a frame portion formed from a metal plate, for mounting a semiconductor element thereon, a plurality of lead portions arranged with their respective tips facing the die pad portion and their respective terminal ends connected to the frame portion, and a sealing sheet attached in close contact with respective bottom surfaces of the lead portions and a bottom surface of the die pad portion, the die pad portion having a first recess formed in an outer periphery of the bottom surface thereof; mounting a semiconductor element having electrodes on the die pad portion of the prepared lead frame with a main surface of the semiconductor element facing upward; connecting the electrodes of the semiconductor element thus mounted on the die pad portion to the lead portions of the lead frame by thin metal wires; and sealing an upper side of the lead frame with a sealing resin so that the die pad portion, the semiconductor element, the lead portions and connection regions of the thin metal wires are sealed except the bottom surface of the die pad portion and the respective
- air trapped between the sealing sheet and the die pad portion of the lead frame is released into the first recess formed at the bottom surface of the die pad portion.
- the terminal ends of the lead portions are cut away so that the resultant terminal ends of the lead portions are approximately flush with a side surface of the sealing resin.
- a method for manufacturing a resin-sealed semiconductor device includes the steps of: preparing a lead frame having a die pad portion provided within a frame portion formed from a metal plate, for mounting a semiconductor element thereon, suspended lead portions supporting an outer periphery of the die pad portion with their respective tips and connected to the frame portion at their respective terminal ends, and a plurality of lead portions arranged with their respective tips facing the die pad portion and their respective terminal ends connected to the frame portion, the die pad portion having a first recess formed in an outer periphery of a bottom surface thereof; mounting a semiconductor element having electrodes on the die pad portion of the prepared lead frame with a main surface of the semiconductor element facing upward; connecting the electrodes of the semiconductor element thus mounted on the die pad portion to the lead portions of the lead frame by thin metal wires; and attaching a sealing sheet in close contact with at least respective bottom surfaces of the lead portions and the bottom surface of the die pad portion out of a bottom surface of the lead frame, and sealing an upper side
- the respective terminal ends of the suspended lead portions and the lead portions are cut away so that the resultant terminal ends of the suspended lead portions and the lead portions are approximately flush with a side surface of the sealing resin.
- the die pad portion has a first recess formed in the outer periphery of the bottom surface thereof.
- This structure allows the air (air bubbles) trapped at the interface between the sealing sheet and the die pad portion in the resin sealing step to be released into the first recess or released through the first recess into the second recess formed at the bottom surface of the die pad portion. This prevents the air from remaining at the interface in the resin sealing step, thereby enabling implementation of a void-less resin-sealed semiconductor device.
- the die pad portion has an upward projecting support portion, the air can be released into the second recess under the support portion. This prevents voids from remaining in the sealing resin.
- the resin sealing step is conducted while allowing the air trapped between the sealing sheet and the die pad portion of the lead frame to be released into the first recess formed at the bottom surface of the die pad portion. Generation of resin voids is thus prevented.
- FIG. 1A is a plan view of a resin-sealed semiconductor device according to a first embodiment of the present invention
- FIG. 1B is a bottom view thereof
- FIG. 1C is a cross-sectional view thereof;
- FIG. 2A is a plan view of a die pad portion of the resin-sealed semiconductor device according to the first embodiment of the present invention
- FIG. 2B is a cross-sectional view thereof
- FIG. 2C is a bottom view thereof;
- FIG. 3A is a plan view of a lead frame for use in a manufacturing method of the resin-sealed semiconductor device according to the first embodiment of the present invention, and FIG. 3B is a cross-sectional view thereof;
- FIG. 4A is a cross-sectional view illustrating the step of preparing a lead frame in the manufacturing method of the resin-sealed semiconductor device according to the first embodiment of the present invention
- FIG. 4B is a cross-sectional view illustrating the step of mounting a semiconductor element
- FIG. 4C is a cross-sectional view illustrating the connecting step using thin metal wires
- FIG. 4D is a cross-sectional view illustrating the resin sealing step
- FIG. 5 is a cross-sectional view illustrating the manufacturing method of the resin-sealed semiconductor device according to the first embodiment of the present invention
- FIG. 6A is a plan view of a resin-sealed semiconductor device according to a second embodiment of the present invention
- FIG. 6B is a bottom view thereof
- FIG. 6C is a cross-sectional view thereof;
- FIG. 7A is a plan view of a die pad portion of the resin-sealed semiconductor device according to the second embodiment of the present invention, FIG. 7B is a cross-sectional view thereof, and FIG. 7C is a bottom view thereof;
- FIG. 8A is a plan view of a lead frame for use in a manufacturing method of the resin-sealed semiconductor device according to the second embodiment of the present invention, and FIG. 8B is a cross-sectional view thereof;
- FIG. 9A is a cross-sectional view illustrating the step of preparing a lead frame in the manufacturing method of the resin-sealed semiconductor device according to the second embodiment of the present invention
- FIG. 9B is a cross-sectional view illustrating the step of mounting a semiconductor element
- FIG. 9C is a cross-sectional view illustrating the connecting step using thin metal wires
- FIG. 9D is a cross-sectional view illustrating the resin sealing step
- FIG. 10 is a cross-sectional view illustrating the manufacturing method of the resin-sealed semiconductor device according to the second embodiment of the present invention.
- FIG. 11A is a plan view of a conventional resin-sealed semiconductor device, FIG. 11B is a bottom view thereof, and FIG. 11C is a cross-sectional view thereof; and
- FIG. 12A is a cross-sectional view illustrating the step of preparing a lead frame in a manufacturing method of the conventional resin-sealed semiconductor device
- FIG. 12B is a cross-sectional view illustrating the step of mounting a semiconductor element
- FIG. 12C is a cross-sectional view illustrating the connecting step using thin metal wires
- FIG. 12D is a cross-sectional view illustrating the resin sealing step.
- FIGS. 1A to 1 C show a resin-sealed semiconductor device according to the first embodiment.
- FIG. 1A is a plan view thereof
- FIG. 1B is a bottom view thereof
- FIG. 1C is a cross-sectional view taken along line B-B 1 in FIG. 1 B.
- the resin-sealed semiconductor device of the present embodiment includes a die pad portion 1 on which a semiconductor element is mounted, a semiconductor element 3 , a plurality of lead portions arranged with their respective tips facing the die pad portion 1 , thin metal wires 5 , and a sealing resin 6 .
- the die pad portion 1 has a support portion 1 a which is half-cut therefrom.
- the semiconductor element 3 is mounted on the support portion 1 a of the die pad portion 1 .
- the plurality of lead portions include first lead portions 4 a arranged with their respective tips facing the die pad portion 1 , and second lead portions 4 b extending so that their respective tips are located at a position closer to the die pad portion 1 than are the tips of the first lead portions 4 a .
- the thin metal wires 5 connect electrodes of the semiconductor element 3 with the first and second lead portions 4 a , 4 b .
- the sealing resin 6 seals the die pad portion 1 , the semiconductor element 3 , the first and second lead portions 4 a , 4 b , and the connection regions of the thin metal wires 5 except the bottom surface of the die pad portion 1 and the respective bottom surfaces and terminal ends of the first and second lead portions 4 a , 4 b .
- the terminal ends of the first and second lead portions 4 a , 4 b are approximately flush with the side surface of the sealing resin 6 .
- This resin-sealed semiconductor device has first recesses 7 at the bottom surface of the die pad portion 1 .
- the resin-sealed semiconductor device of the present embodiment is a land grid array-type resin-sealed semiconductor device. More specifically, the respective bottom surfaces of the first and second lead portions 4 a , 4 b form land electrodes. The land electrodes are arranged at least in two rows in the bottom surface region of the sealing resin 6 when viewed two-dimensionally.
- FIGS. 2A to 2 C show the structure of the die pad portion.
- FIG. 2A is a plan view of the die pad portion
- FIG. 2B is a cross-sectional view taken along line C-C 1 of FIG. 2A
- FIG. 2C is a bottom view of the die pad portion.
- the die pad portion 1 used in the resin-sealed semiconductor device of the present embodiment has an approximately rectangular shape when viewed two-dimensionally.
- the die pad portion 1 has an upward projecting support portion 1 a approximately in the center thereof in order to support a semiconductor element.
- the die pad portion 1 is formed from a metal plate, and the support portion 1 a is formed by pressing the metal plate upward so that the support portion 1 a is half-cut from the die pad portion 1 .
- a second recess 1 b is formed under the support portion 1 a of the die pad portion 1 a .
- V-grooves are formed in the outer periphery of the bottom surface of the die pad portion 1 as first recesses 7 .
- the V-grooves extend from the four sides of the bottom surface of the die pad portion 1 (i.e., from the outer peripheral edge of the bottom surface of the die pad portion 1 ) to the second recess 1 b .
- the air (air bubbles) trapped at the interface between the sealing sheet and the die pad portion 1 in the resin sealing step can be released through the first recesses 7 into the second recess 1 b under the die pad portion 1 . This structure thus prevents generation of voids.
- the die pad portion 1 has the first recesses 7 so that the air (air bubbles) trapped at the interface between the sealing sheet and the die pad portion 1 in the resin sealing step can be released into the first recesses 7 .
- the upward projecting support portion 1 a of the die pad portion 1 allows the trapped air to be released through the first recesses 7 into the second recess 1 b under the support portion 1 a . This prevents voids from remaining in the sealing resin.
- FIGS. 3A, 3 B, 4 A to 4 D and 5 illustrate the manufacturing method of the resin-sealed semiconductor device according to the present embodiment.
- FIGS. 3A and 3B show a lead frame used in the manufacturing method of the resin-sealed semiconductor device of the present embodiment.
- FIG. 3A is a plan view of the lead frame
- FIG. 3B is a cross-sectional view taken along line D-D 1 in FIG. 3 A.
- FIGS. 4A to 4 D and 5 are cross-sectional views illustrating the main steps of the manufacturing method.
- the lead frame is formed from a metal plate of a copper material, 42-alloy or the like that is commonly used for lead frames. As shown in FIGS. 3A and 3B, the lead frame includes an approximately rectangular die pad portion 1 , first linear lead portions 4 a and second linear lead portions 4 b .
- the die pad portion 1 has a support portion 1 a on which a semiconductor element is to be mounted.
- the first and second lead portions 4 a , 4 b have their respective tips facing the die pad portion 1 and their respective terminal ends connected to a frame portion of the lead frame.
- the bottom surfaces of the tips of the first and second lead portions 4 a , 4 b serve as external terminals (land portions).
- the first lead portions 4 a can also be connected to a mount substrate at their respective outer side surfaces.
- the respective outer side surfaces of the first lead portions 4 a also serve as external terminals.
- a sealing sheet 8 is attached in close contact with the bottom surface of the lead frame. Note that the sealing sheet 8 is in close contact with the respective bottom surfaces of the first and second lead portions 4 a , 4 b and the bottom surface of the die pad portion 1 .
- the die pad portion 1 has a circular support portion 1 a approximately in the center of the surface thereof.
- the die pad portion 1 is formed from a flat plate, and the support portion 1 a is formed by pressing the flat plate so that the support portion 1 a is half-cut from the die pad portion 1 .
- the support portion 1 a thus projects upward from the remaining region of the die pad portion 1 .
- a second recess 1 b is formed under the support portion 1 a .
- the support portion 1 a substantially serves to support the semiconductor element. Therefore, the semiconductor element is mounted on the die pad portion 1 with a gap between the surface of the die pad portion 1 excluding the support portion 1 a and the back surface of the semiconductor element.
- the die pad portion 1 is formed from a metal plate having a thickness of 200 ⁇ m (which is a lead frame thickness), and the support portion 1 a projects by 50 ⁇ m to 100 ⁇ m from the surface of the die pad portion 1 (i.e., 25% to 50% of the thickness of the metal plate).
- First recesses 7 are formed by a half-etching process so as to extend from the four sides of the bottom surface of the die pad portion 1 to the second recess 1 b.
- the first and second lead portions 4 a , 4 b in the lead frame of the present embodiment are connected to the frame portion and alternately arranged in parallel.
- the first and second lead portions 4 a , 4 b are arranged with their respective tips facing the die pad portion 1 . More specifically, the second lead portions 4 b extend so that their tips are located at a position closer to the die pad portion 1 than are the tips of the first lead portions 4 a .
- the respective tips of the first and second lead portions 4 a , 4 b are thus arranged in a staggered manner when viewed two-dimensionally.
- each of the first and second lead portions 4 a , 4 b is a linear lead having a land portion at the bottom surface of its tip. Each land portion has a curvature at its tip, and serves as an external terminal. Each of the second lead portions 4 b has a reduced thickness in the region other than the land portion by a half-etch process. The land portion has an original thickness of the second lead portion 4 b.
- a lead frame is prepared.
- the lead frame has a die pad portion 1 provided within a frame portion formed from a metal plate, for mounting a semiconductor element thereon, and a plurality of first and second lead portions 4 a , 4 b .
- the plurality of first and second lead portions 4 a , 4 b have their respective tips facing the die pad portion 1 and their respective terminal ends connected to the frame portion.
- a sealing sheet 8 is in close contact with the bottom surface of the lead frame.
- the die pad portion 1 has first recesses at its bottom surface.
- a semiconductor element 3 is then bonded to the support portion 1 a of the die pad portion 1 of the lead frame with the main surface of the semiconductor element 3 facing upward.
- electrodes of the semiconductor element 3 thus mounted on the die pad portion 1 are electrically connected to the first and second lead portions 4 a , 4 b of the lead frame by thin metal wires 5 .
- the upper side of the lead frame is sealed with a sealing resin 6 .
- the die pad portion 1 , the semiconductor element 3 , the first and second lead portions 4 a , 4 b and the connection regions of the thin metal wires 5 are sealed except the bottom surface of the die pad portion 1 and the respective bottom surfaces of the first and second lead portions 4 a , 4 b.
- the air trapped between the sealing sheet 8 and the die pad portion 1 of the lead frame is released through the first recesses (which extend from the four sides of the die pad portion 1 to the second recess 1 b ) into the second recess 1 b under the support portion 1 a of the die pad portion 1 .
- This sealing step thus prevents generation of resin voids.
- a resin mold normally has air vents. In a semiconductor device having lead portions densely arranged at a small pitch as in the present embodiment, however, the resin sealing step is completed before the trapped air moves to the air vents of the mold. As a result, voids are generated in the resin.
- the die pad portion has the first recesses. The first recesses allow the air to be released into the second recess 1 b under the support portion 1 a of the die pad portion 1 even if it cannot move to the air vents of the mold. Generation of resin voids is thus prevented.
- the terminal ends of the first and second lead portions 4 a , 4 b are cut away so that the resultant terminal ends of the first and second lead portions 4 a , 4 b are approximately flush with the side surface of the sealing resin 6 .
- the resin-sealed semiconductor device of FIG. 5 is a reliable resin-sealed semiconductor device having no resin void generated near the die pad portion 1 .
- the die pad portion of the lead frame has first recesses, and the air trapped at the interface between the sealing sheet and the die pad portion in the resin sealing step can be released into the first recesses. This prevents the air from remaining at the interface in the resin sealing step and enables implementation of a void-less resin-sealed semiconductor device.
- the die pad portion since the die pad portion has an upward projecting support portion, the air can be released through the first recesses into the second recess under the support portion. This prevents voids from remaining in the sealing resin.
- the resin-sealed semiconductor device of the present invention may alternatively have the lead portions arranged in a row or in three or more rows.
- the present invention is widely applicable to a manufacturing method of a resin-sealed semiconductor device having only one side sealed with a resin and having a die pad portion exposed from the resin.
- the sealing resin may either be present or may not be present in the second recess of the die pad portion. This is because resin voids in the second recess have no influence on mounting of the resin-sealed semiconductor device.
- the first recesses are not limited to V-grooves.
- the first recesses may have any shape as long as they are formed at the bottom surface of the die pad portion.
- the first recesses may be U-grooves (troughs), grooves having their respective sidewalls extending perpendicularly to the bottom surface of the die pad portion and their respective bottoms extending in parallel with the bottom surface of the die pad portion, grooves having their respective sidewalls tilted as in V-grooves and their respective bottoms extending in parallel with the bottom surface of the die pad portion, or undercut slots.
- a plurality of lead frames of the present embodiment may be resin-sealed at a time.
- the resin sealing step is conducted with the plurality of lead frames arranged adjacent to each other on a flat surface.
- Such a resin sealing method is called “map molding”. In this method, the air is likely to remain in the sealing resin. Therefore, it is preferable to use the lead frame and the manufacturing method of the present embodiment.
- FIGS. 6A to 6 C show a resin-sealed semiconductor device of the second embodiment.
- FIG. 6A is a plan view thereof
- FIG. 6B is a bottom view thereof
- FIG. 6C is a cross-sectional view taken along line B-B 1 in FIG. 6 B.
- the resin-sealed semiconductor device of the second embodiment is different from the first embodiment in that the resin-sealed semiconductor device of the second embodiment includes suspended lead portions 2 supporting the die pad portion 1 and sealed with the sealing resin 6 .
- the resin-sealed semiconductor device of the second embodiment is also different from the first embodiment in the shape of the first recesses 7 formed at the bottom surface of the die pad portion 1 .
- the arrangement, structure and shape of the resin-sealed semiconductor device of the second embodiment are otherwise the same as those of the first embodiment.
- the structure and shape of the resin-sealed semiconductor device and the manufacturing method thereof will be described only in terms of the differences from the first embodiment, and description of the same points as those of the first embodiment will be omitted or given briefly.
- FIGS. 7A to 7 C show the structure of the die pad portion 1 .
- FIG. 7A is a plan view of the die pad portion 1
- FIG. 7B is a cross-sectional view taken along line C-C 1 in FIG. 7A
- FIG. 7C is a bottom view of the die pad portion 1 .
- the die pad portion 1 used in the resin-sealed semiconductor device of the present embodiment has an upward projecting support portion 1 a approximately in the center thereof in order to support a semiconductor element, as in the first embodiment.
- a second recess 1 b is formed under the support portion 1 a .
- a notch is formed at each side surface of the die pad portion 1 , and first recesses 7 are formed in the outer periphery of the bottom surface of the die pad portion 1 .
- the air (air bubbles) trapped at the interface between the sealing sheet and the die pad portion 1 in the resin sealing step can be released into the first recesses 1 , whereby generation of voids is prevented.
- the first recesses 7 are respectively connected to the above notches, and extend from the four sides of the bottom surface of the die pad portion 1 to a position approximately halfway between the respective sides of the bottom surface of the die pad portion 1 and the second recess 1 b.
- the die pad portion 1 has the first recesses 7 so that the air (air bubbles) trapped at the interface between the sealing sheet and the die pad portion 1 in the resin sealing step can be released into the first recesses 7 . This prevents the air from remaining at the interface in the resin sealing step, thereby enabling implementation of a void-less resin-sealed semiconductor device.
- FIGS. 8A, 8 B, 9 A to 9 D and 10 illustrate the manufacturing method of the resin-sealed semiconductor device of the present embodiment.
- FIGS. 8A and 8B show a lead frame used in the manufacturing method of the resin-sealed semiconductor device of the present embodiment.
- FIG. 8A is a plan view of the lead frame
- FIG. 8B is a cross-sectional view taken along line D-D 1 in FIG. 8 A.
- FIGS. 9A to 9 D and 10 are cross-sectional views illustrating the main steps of the manufacturing method.
- the lead frame of the present embodiment has approximately the same structure and shape as those of the first embodiment except that the lead frame of the present embodiment has suspended lead portions 2 and the sealing sheet is not attached to the bottom surface of the lead frame in the step of preparing the lead frame.
- the shape of the first recesses 1 is also different from that of the first embodiment.
- the suspended lead portions 2 are connected to the frame portion of the lead frame at their respective terminal ends, and support the four corners of the die pad portion 1 with their respective tips.
- a lead frame is prepared.
- the lead frame has a die pad portion 1 provided within a frame portion formed from a metal plate, for mounting a semiconductor element thereon, suspended lead portions supporting the four corners of the die pad portion 1 with their respective tips and connected to the frame portion at their respective terminal ends, and a plurality of first and second lead portions 4 a , 4 b .
- the plurality of first and second lead portions 4 a , 4 b have their respective tips facing the die pad portion 1 and their respective terminal ends connected to the frame portion.
- the die pad portion 1 has first recesses at its bottom surface.
- a semiconductor element 3 is then bonded to the support portion 1 a of the die pad portion 1 of the lead frame with the main surface of the semiconductor element 3 facing upward.
- electrodes of the semiconductor element 3 thus mounted on the die pad portion 1 are electrically connected to the first and second lead portions 4 a , 4 b of the lead frame by thin metal wires 5 .
- a sealing sheet 8 is then attached in close contact with the bottom surface of the lead frame. More specifically, the sealing sheet 8 is attached in close contact with at least the respective bottom surfaces of the first and second lead portions 4 a , 4 b and the bottom surface of the die pad portion 1 .
- the upper side of the lead frame is then sealed with a sealing resin 6 .
- the die pad portion 1 , the suspended lead portions, the semiconductor element 3 , the first and second lead portions 4 a , 4 b and the connection regions of the thin metal wires 5 are sealed except the bottom surface of the die pad portion 1 and the respective bottom surfaces of the first and second lead portions 4 a , 4 b.
- the respective terminal ends of the suspended lead portions and the first and second lead portions 4 a , 4 b are cut away so that the resultant terminal ends of the suspended lead portions and the first and second lead portions 4 a , 4 b are approximately flush with the side surface of the sealing resin 6 .
- the resin-sealed semiconductor device of FIG. 10 is a reliable resin-sealed semiconductor device having no resin void generated near the die pad portion 1 .
- the die pad portion of the lead frame has first recesses, and the air trapped at the interface between the sealing sheet and the die pad portion in the resin sealing step can be released into the first recesses. This prevents the air from remaining at the interface in the resin sealing step and enables implementation of a void-less resin-sealed semiconductor device.
- a resin-sealed semiconductor device having lead portions arranged in two rows is described in the present embodiment.
- the resin-sealed semiconductor device of the present invention may alternatively have the lead portions arranged in a row or in three or more rows.
- the present invention is widely applicable to a manufacturing method of a resin-sealed semiconductor device having only one side sealed with a resin and having a die pad portion exposed from the resin.
- a map molding method may be used as a resin sealing method.
- the present invention enables implementation of a resin-sealed semiconductor device having no void generated in a sealing resin near the die pad portion. This especially applies to a resin-sealed semiconductor device having a die pad portion exposed from a sealing resin.
- the present invention allows the air trapped between the sealing sheet and the die pad portion of the lead frame to be released into the first recesses of the die pad portion in the resin sealing step, whereby generation of voids is prevented. Therefore, the manufacturing method of the resin-sealed semiconductor device according to the present invention is an excellent manufacturing method that is widely applicable to a manufacturing method of a resin-sealed semiconductor device having only one side sealed with a resin and having a die pad portion exposed from the resin.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-198171 | 2001-06-29 | ||
JP2001198171A JP2003017646A (en) | 2001-06-29 | 2001-06-29 | Resin-sealed semiconductor device and method of fabricating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030001289A1 US20030001289A1 (en) | 2003-01-02 |
US6650020B2 true US6650020B2 (en) | 2003-11-18 |
Family
ID=19035661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/166,246 Expired - Lifetime US6650020B2 (en) | 2001-06-29 | 2002-06-11 | Resin-sealed semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US6650020B2 (en) |
JP (1) | JP2003017646A (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030015775A1 (en) * | 2001-07-23 | 2003-01-23 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
US20040256707A1 (en) * | 2002-06-06 | 2004-12-23 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20050139972A1 (en) * | 2003-12-24 | 2005-06-30 | Stmicroelectronics, Inc. | System and method for improving solder joint reliability in an integrated circuit package |
US20050253208A1 (en) * | 2004-05-13 | 2005-11-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor micro device |
US20050258531A1 (en) * | 2004-05-20 | 2005-11-24 | Renesas Technology Corp. | Semiconductor device and manufacturing process thereof |
US20050280017A1 (en) * | 2004-06-11 | 2005-12-22 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and semiconductor light emitting unit |
US20060151862A1 (en) * | 2005-01-11 | 2006-07-13 | Siliconware Precison Industries Co., Ltd. | Lead-frame-based semiconductor package and lead frame thereof |
US20060197195A1 (en) * | 2005-03-07 | 2006-09-07 | Diberardino Michael F | Integrated circuit package |
US20070161157A1 (en) * | 2003-08-14 | 2007-07-12 | Shafidul Islam | Semiconductor device package and method for manufacturing same |
US7288439B1 (en) * | 2003-06-09 | 2007-10-30 | National Semiconductor Corporation | Leadless microelectronic package and a method to maximize the die size in the package |
US20070262423A1 (en) * | 2006-05-12 | 2007-11-15 | Stats Chippac Ltd. | Integrated circuit encapsulation system with vent |
CN100373608C (en) * | 2005-01-20 | 2008-03-05 | 矽品精密工业股份有限公司 | Wire-frame type semiconductor package part and its wire frame |
US20080054421A1 (en) * | 2006-08-23 | 2008-03-06 | Stats Chippac Ltd. | Integrated circuit package system with interlock |
US20080157307A1 (en) * | 2006-12-28 | 2008-07-03 | Semiconductor Manufacturing International (Shanghai) Corporation | Lead frame |
US20080290485A1 (en) * | 2007-05-25 | 2008-11-27 | Il Kwon Shim | Integrated circuit package system with relief |
US7608482B1 (en) * | 2006-12-21 | 2009-10-27 | National Semiconductor Corporation | Integrated circuit package with molded insulation |
US20100270665A1 (en) * | 2009-04-28 | 2010-10-28 | Macronix International Co., Ltd. | Leadframe |
US20110074037A1 (en) * | 2009-09-29 | 2011-03-31 | Elpida Memory, Inc. | Semiconductor device |
US8237250B2 (en) * | 2008-08-21 | 2012-08-07 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
TWI383484B (en) * | 2008-10-16 | 2013-01-21 | 矽品精密工業股份有限公司 | Lead-free quad flat leadframe, lead-free quad flat package unit, and method for fabricating the same |
US8492883B2 (en) | 2008-03-14 | 2013-07-23 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having a cavity structure |
US20130200503A1 (en) * | 2012-02-08 | 2013-08-08 | Carsem (M) Sdn, Bhd. | Protective layers in semiconductor packaging |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8129222B2 (en) * | 2002-11-27 | 2012-03-06 | United Test And Assembly Test Center Ltd. | High density chip scale leadframe package and method of manufacturing the package |
JP4055158B2 (en) * | 2003-05-28 | 2008-03-05 | ヤマハ株式会社 | Lead frame and semiconductor device provided with lead frame |
US6927479B2 (en) * | 2003-06-25 | 2005-08-09 | St Assembly Test Services Ltd | Method of manufacturing a semiconductor package for a die larger than a die pad |
JP4255842B2 (en) * | 2004-01-09 | 2009-04-15 | パナソニック株式会社 | Semiconductor device |
JP2006318996A (en) | 2005-05-10 | 2006-11-24 | Matsushita Electric Ind Co Ltd | Lead frame and resin sealed semiconductor device |
JP2009099709A (en) * | 2007-10-16 | 2009-05-07 | Nec Electronics Corp | Semiconductor device |
JP5412532B2 (en) * | 2010-08-20 | 2014-02-12 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
TWI492335B (en) * | 2013-02-08 | 2015-07-11 | 矽品精密工業股份有限公司 | Electronic device and package structure thereof |
CN108615715A (en) * | 2018-07-11 | 2018-10-02 | 日月光半导体(昆山)有限公司 | Semiconductor package and lead frame strip used by same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6204553B1 (en) * | 1999-08-10 | 2001-03-20 | Walsin Advanced Electronics Ltd. | Lead frame structure |
US6291274B1 (en) | 1997-02-10 | 2001-09-18 | Matsushita Electric Industrial Co., Ltd. | Resin molded semiconductor device and method for manufacturing the same |
US6396139B1 (en) * | 2000-04-01 | 2002-05-28 | Siliconware Precision Industries Co., Ltd. | Semiconductor package structure with exposed die pad |
-
2001
- 2001-06-29 JP JP2001198171A patent/JP2003017646A/en active Pending
-
2002
- 2002-06-11 US US10/166,246 patent/US6650020B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6291274B1 (en) | 1997-02-10 | 2001-09-18 | Matsushita Electric Industrial Co., Ltd. | Resin molded semiconductor device and method for manufacturing the same |
US6204553B1 (en) * | 1999-08-10 | 2001-03-20 | Walsin Advanced Electronics Ltd. | Lead frame structure |
US6396139B1 (en) * | 2000-04-01 | 2002-05-28 | Siliconware Precision Industries Co., Ltd. | Semiconductor package structure with exposed die pad |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6909168B2 (en) * | 2001-07-23 | 2005-06-21 | Matsushita Electric Industrial Co., Ltd. | Resin encapsulation semiconductor device utilizing grooved leads and die pad |
US20030015775A1 (en) * | 2001-07-23 | 2003-01-23 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
US20050167855A1 (en) * | 2001-07-23 | 2005-08-04 | Matsushita Electric Industrial Co. Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
US7338838B2 (en) | 2001-07-23 | 2008-03-04 | Matsushita Electric Industrial Co., Ltd. | Resin-encapsulation semiconductor device and method for fabricating the same |
US6967128B2 (en) * | 2002-06-06 | 2005-11-22 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20040256707A1 (en) * | 2002-06-06 | 2004-12-23 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US7288439B1 (en) * | 2003-06-09 | 2007-10-30 | National Semiconductor Corporation | Leadless microelectronic package and a method to maximize the die size in the package |
US7563648B2 (en) * | 2003-08-14 | 2009-07-21 | Unisem (Mauritius) Holdings Limited | Semiconductor device package and method for manufacturing same |
US20070161157A1 (en) * | 2003-08-14 | 2007-07-12 | Shafidul Islam | Semiconductor device package and method for manufacturing same |
US8524531B2 (en) * | 2003-12-24 | 2013-09-03 | Stmicroelectronics, Inc. | System and method for improving solder joint reliability in an integrated circuit package |
US8330258B2 (en) * | 2003-12-24 | 2012-12-11 | Stmicroelectronics, Inc. | System and method for improving solder joint reliability in an integrated circuit package |
US20050139972A1 (en) * | 2003-12-24 | 2005-06-30 | Stmicroelectronics, Inc. | System and method for improving solder joint reliability in an integrated circuit package |
US20050253208A1 (en) * | 2004-05-13 | 2005-11-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor micro device |
US7193331B2 (en) * | 2004-05-20 | 2007-03-20 | Renesas Technology Corp. | Semiconductor device and manufacturing process thereof |
US20050258531A1 (en) * | 2004-05-20 | 2005-11-24 | Renesas Technology Corp. | Semiconductor device and manufacturing process thereof |
US7291866B2 (en) * | 2004-06-11 | 2007-11-06 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and semiconductor light emitting unit |
US20050280017A1 (en) * | 2004-06-11 | 2005-12-22 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and semiconductor light emitting unit |
US20060151862A1 (en) * | 2005-01-11 | 2006-07-13 | Siliconware Precison Industries Co., Ltd. | Lead-frame-based semiconductor package and lead frame thereof |
CN100373608C (en) * | 2005-01-20 | 2008-03-05 | 矽品精密工业股份有限公司 | Wire-frame type semiconductor package part and its wire frame |
US7132735B2 (en) * | 2005-03-07 | 2006-11-07 | Agere Systems Inc. | Integrated circuit package with lead fingers extending into a slot of a die paddle |
US20060197195A1 (en) * | 2005-03-07 | 2006-09-07 | Diberardino Michael F | Integrated circuit package |
US20070262423A1 (en) * | 2006-05-12 | 2007-11-15 | Stats Chippac Ltd. | Integrated circuit encapsulation system with vent |
US7482683B2 (en) * | 2006-05-12 | 2009-01-27 | Stats Chippac Ltd. | Integrated circuit encapsulation system with vent |
US7936055B2 (en) * | 2006-08-23 | 2011-05-03 | Stats Chippac Ltd. | Integrated circuit package system with interlock |
US20080054421A1 (en) * | 2006-08-23 | 2008-03-06 | Stats Chippac Ltd. | Integrated circuit package system with interlock |
US7608482B1 (en) * | 2006-12-21 | 2009-10-27 | National Semiconductor Corporation | Integrated circuit package with molded insulation |
US20100001383A1 (en) * | 2006-12-21 | 2010-01-07 | National Semiconductor Corporation | Integrated circuit package with molded insulation |
US7944032B2 (en) | 2006-12-21 | 2011-05-17 | National Semiconductor Corporation | Integrated circuit package with molded insulation |
US20080157307A1 (en) * | 2006-12-28 | 2008-07-03 | Semiconductor Manufacturing International (Shanghai) Corporation | Lead frame |
US8981548B2 (en) * | 2007-05-25 | 2015-03-17 | Stats Chippac Ltd. | Integrated circuit package system with relief |
US20080290485A1 (en) * | 2007-05-25 | 2008-11-27 | Il Kwon Shim | Integrated circuit package system with relief |
US8492883B2 (en) | 2008-03-14 | 2013-07-23 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having a cavity structure |
US8237250B2 (en) * | 2008-08-21 | 2012-08-07 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
TWI383484B (en) * | 2008-10-16 | 2013-01-21 | 矽品精密工業股份有限公司 | Lead-free quad flat leadframe, lead-free quad flat package unit, and method for fabricating the same |
US8133759B2 (en) * | 2009-04-28 | 2012-03-13 | Macronix International Co., Ltd. | Leadframe |
US20100270665A1 (en) * | 2009-04-28 | 2010-10-28 | Macronix International Co., Ltd. | Leadframe |
US20110074037A1 (en) * | 2009-09-29 | 2011-03-31 | Elpida Memory, Inc. | Semiconductor device |
US20130200503A1 (en) * | 2012-02-08 | 2013-08-08 | Carsem (M) Sdn, Bhd. | Protective layers in semiconductor packaging |
Also Published As
Publication number | Publication date |
---|---|
US20030001289A1 (en) | 2003-01-02 |
JP2003017646A (en) | 2003-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6650020B2 (en) | Resin-sealed semiconductor device | |
US6642609B1 (en) | Leadframe for a semiconductor device having leads with land electrodes | |
CA1252912A (en) | Semiconductor package with high density i/o lead connection | |
US6410979B2 (en) | Ball-grid-array semiconductor device with protruding terminals | |
EP2005470B1 (en) | Lead frame based, over-molded semiconductor package with integrated through hole technology (tht) heat spreader pin(s) and associated method of manufacturing | |
KR20040030297A (en) | Lead frame, method of manufacturing the same, and semiconductor device manufactured with the same | |
JP3046024B1 (en) | Lead frame and method of manufacturing resin-encapsulated semiconductor device using the same | |
JP4615282B2 (en) | Manufacturing method of semiconductor package | |
US20030003627A1 (en) | Method for manufacturing a resin-sealed semiconductor device | |
KR920000076B1 (en) | Semiconductor device | |
JP3072291B1 (en) | Lead frame, resin-encapsulated semiconductor device using the same and method of manufacturing the same | |
US20040084757A1 (en) | Micro leadframe package having oblique etching | |
JPH08279591A (en) | Semiconductor device and its manufacture | |
JPH11191561A (en) | Manufacture of semiconductor device | |
JPH11214607A (en) | Semiconductor device | |
JPH0714974A (en) | Plastic-molded integrated circuit package | |
US20120086133A1 (en) | Semiconductor Device And Semiconductor Device Manufacturing Method | |
JP2001035961A (en) | Semiconductor and manufacture thereof | |
US5708295A (en) | Lead frame and method of manufacturing the same, and resin sealed semiconductor device and method of manufacturing the same | |
JP4111199B2 (en) | Semiconductor package and method for mounting the same on a circuit board | |
JP2001024133A (en) | Lead frame, resin sealed semiconductor device employing it and manufacture thereof | |
JP2003086751A (en) | Lead frame, resin-sealed semiconductor device, and manufacturing method therefor | |
US20020135050A1 (en) | Semiconductor device | |
JP3034517B1 (en) | Semiconductor device and manufacturing method thereof | |
JP2005191258A (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMADA, YUICHIRO;MINAMIO, MASANORI;REEL/FRAME:012990/0718 Effective date: 20020605 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:052184/0943 Effective date: 20081001 |
|
AS | Assignment |
Owner name: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION;REEL/FRAME:052755/0917 Effective date: 20200521 |