New! View global litigation for patent families

US6633181B1 - Multi-scale programmable array - Google Patents

Multi-scale programmable array Download PDF

Info

Publication number
US6633181B1
US6633181B1 US09475400 US47540099A US6633181B1 US 6633181 B1 US6633181 B1 US 6633181B1 US 09475400 US09475400 US 09475400 US 47540099 A US47540099 A US 47540099A US 6633181 B1 US6633181 B1 US 6633181B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
function
logic
block
input
fig
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US09475400
Inventor
Charle' R. Rupp
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CMA BUSINESS CREDIT SERVICES
Xilinx Inc
Stretch Inc
Original Assignee
Stretch Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778Structural details for adapting physical parameters
    • H03K19/17796Structural details for adapting physical parameters for physical disposition of blocks
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724Structural details of logic blocks
    • H03K19/17728Reconfigurable logic blocks, e.g. lookup tables

Abstract

A novel architecture for a multi-scale programmable logic array (MSA) to be used in the design of complex digital systems allows digital logic to be programmed using both small-scale blocks (also called gate level blocks) as well as medium scale blocks (also called Register Transfer Level or RTL blocks). The MSA concept is based on a bit sliceable Arithmetic Logic Unit (ALU). Each bit-slice may be programmed to perform a basic Boolean logic operation or may be programmed to contribute to higher-level functions that are further programmed by an ALU controller circuit. The ALU controller level in this new approach also allows the primitive logic operations computed at the bit-slice level to be combined to perform complex random logic operations. The data shifting capability of this new programmable logic architecture reduces the complexity of the programmable routing needed to implement shift operations including multiplier arrays. The new array also allows logic variables under program control to dynamically modify the micro-program of each ALU. This technique is called configuration overlay and simplifies the programming of complex arithmetic and random logic functions.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of Programmable Logic Arrays (PLAs), Field Programmable Gate Arrays (FPGAs) and Programmable Logic Devices (PLDs). More particularly, the present invention relates to a programmable logic array architecture in which individual logic elements are based on a bit sliceable arithmetic logic unit (ALU), each bit slice being individually programmable to perform low-level Boolean and gate-level operations, as well as higher-level logic and arithmetic functions.

2. Description of the Related Art

FIG. 1 illustrates a programmable logic element 100 used in a conventional programmable logic device. Typically, a logic device includes a two-dimensional array of elements such as element 100 disclosed in U.S. Pat. No. 5,274,581.

As shown, element 100 implements a four-input look-up table 102 which is programmable to produce a desired binary output signal value for each of the sixteen possible combinations of its four binary input signals A, B, C and D. When element 100 is to be used as one stage of a two-input adder or subtracter, a four-input look-up table is much more than is needed to provide just a sum out or carry value. Accordingly, the four-input look-up table is provided as shown in FIG. 1 as two three-input look-up tables 104, 106 so that the one element 100 can provide both a sum out on its normal output, and important precedents to the carry out value on outputs X and Y.

Element 100 also provides further inputs and outputs that enable its use as one place in a binary operation such as addition, subtraction or counting. Specifically, element 100 includes a carry in input, typically from the carry out output of another adjacent logic element. Element 100 further includes a cascade connect input, also typically from another adjacent logic element, which can allow the cascade connect output from the adjacent logic element to be combined with the output of the look-up table in element 100 if desired. In addition to its regular data output from driver 108, element 100 includes a cascade connect output, which typically is applied to the cascade connect input of an adjacent logic element. A carry out signal is similarly applied to the carry in input of another, typically adjacent logic element.

FIG. 2 illustrates how the four-input look-up table 102 of element 100 is realized as two three-input look-up tables 104, 106 using standard logic symbols.

The prior art programmable element, and programmable arrays based thereon, are subject to many drawbacks. For example, when attempting to program structures for performing higher-level functions (such as arithmetic and complex logic operations), many logic elements are required to be combined together, which leads to larger structures and reduced performance, including slow carry propagation. However, this is necessary to maintain the ability to perform lower-.level functions. Further, to allow logic elements to be combined together to perform expanded logic operations, combinational logic must be included in each element, even when such operations are not programmed, thus leading to wasteful circuitry. Moreover, the prior art structures can only be statically programmed to perform different levels of functionality.

What is needed in the art, therefore, is a multi-scale programmable logic device that can be dynamically configured to select different scales of functionality. The present invention fulfills this need, among others.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the invention to overcome the abovementioned problems in the prior art.

It is another object of the invention to provide a programmable logic array architecture that allows digital logic to be programmed using both small-scale blocks as well as medium scale blocks.

It is another object of the invention to provide a programmable logic array architecture that can provide multi-scale functionality and maintain high performance.

It is another object of the invention to provide a programmable logic array architecture that can achieve fast carry propagation.

It is another object of the invention to provide a programmable logic array architecture that can provide multi-scale functionality and maintain a single programmable logic element.

It is another object of the invention to provide a programmable logic array architecture that simplifies the programming of complex arithmetic and random logic functions.

It is another object of the invention to provide a programmable logic array architecture that is capable of being dynamically reconfigured to perform different levels of combinational logic functions.

These and other objects of the present invention are fulfilled by a novel architecture for a multi-scale programmable logic array (MSA) to be used in the design of complex digital systems. In the MSA, the static program for the array, stored in configuration memory, defines the functional behavior of each bit-slice circuit and the functional behavior of the ALU controller for a group of bit-slice circuits. These circuits are called the cluster blocks of the architecture. The configuration memory program also controls the flow of logic variables between the cluster blocks.

According to an aspect of the invention, the MSA concept allows digital logic to be programmed using both small-scale blocks (also called gate level blocks) as well as medium scale blocks (also called Register Transfer Level or RTL blocks). Prior art approaches used separate structures to achieve this capability or accepted the reduced performance and increased cost of having a single programmable logic type. The MSA concept is based on a bit sliceable Arithmetic Logic Unit (ALU). Each bit-slice may be programmed to perform a basic Boolean logic operation or to contribute to higher-level functions that are further programmed by an ALU controller circuit. In one embodiment of the invention, the ALU controller level also allows the primitive logic operations computed at the bit-slice level to be combined to perform complex random logic operations. The data shifting capability of this new programmable logic architecture according to another aspect of the invention reduces the complexity of the programmable routing needed to implement shift operations including multiplier arrays. The new array also allows logic variables under program control to dynamically modify the micro-program of each ALU. This technique is called configuration overlay and simplifies the programming of complex arithmetic and random logic functions.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and advantages of the present invention will become apparent to those skilled in the art after considering the following detailed specification, together with the accompanying drawings wherein:

FIG. 1 illustrates a programmable logic element used in a conventional programmable logic device;

FIG. 2 illustrates how the four-input look-up table is realized as two three-input look-up tables in the conventional programmable logic element in FIG. 1;

FIG. 3 illustrates a multi-scale programmable logic array (MSA) in accordance with the principles of the present invention;

FIG. 4 illustrates an example of a cluster block that can be used to implement one of the cluster blocks illustrated in FIG. 3;

FIG. 5 illustrates an example of an ALU controller that can be used to implement the AC block in FIG. 4;

FIG. 6 illustrates an example of an arithmetic mode controller that can be used to implement the arithmetic mode control block in FIG. 5;

FIG. 7 illustrates an example of a programmable function cell that can be used to implement the function cell illustrated in FIG. 4;

FIG. 8 illustrates an example of a function selection block that can be used to implement the function selection block illustrated in FIG. 7;

FIG. 9 illustrates an example of the ALU circuit in FIG. 7 in more detail;

FIG. 10 illustrates a cluster block operating in “General ALU mode” according to an aspect of the invention;

FIG. 11 illustrates the “Static Arithmetic Mode” of cluster block operation according to an aspect of the invention;

FIG. 12 illustrates the “Gate Level Mode” of cluster block operation according to this example of the invention;

FIG. 13 illustrates an alternative example of a programmable function cell that can be used to implement the function cell illustrated in FIG. 4 in accordance with another embodiment of the invention;

FIG. 14 illustrates an alternative example of a function selection block that can be used to implement the function selection block illustrated in FIG. 13 in accordance with another embodiment of the invention;

FIG. 15 illustrates the “Static Arithmetic Mode” of cluster block operation according to another aspect of the invention;

FIG. 16 illustrates the “Gate Level Mode” of cluster block operation according to another example of the invention;

FIG. 17 illustrates an further alternative example of a function cell that can implement the function cell illustrated in FIG. 4 according to another embodiment of the invention;

FIG. 18 illustrates a shift and join block that can implement the shift and join block illustrated in FIG. 17;

FIG. 19 illustrates an alternative example of an AC block that can implement the AC block in FIG. 4 according to another embodiment of the invention;

FIG. 20 illustrates an alternative arithmetic mode control block that can implement the arithmetic mode control block illustrated in FIG. 19;

FIG. 21 illustrates a shift control block that can implement the shift control block illustrated in FIG. 19;

FIG. 22 illustrates the “Expanded Logic Mode” of cluster block operation in accordance with another embodiment of the present invention; and

FIG. 23 illustrates the “Joined Cell Mode” of cluster block operation in accordance with the another of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 3 illustrates a multi-scale programmable logic array (MSA) 300 in accordance with the principles of the present invention. As shown, array 300 includes a plurality of cluster blocks 302 arranged in rows and columns. Data is communicated between cluster blocks 302 by means of a global interconnect 304. As shown, the global interconnect 304 also communicates data and dynamic configuration information used or output by array 300 with other devices, which data and dynamic configuration information will be described in more detail below. Although generically shown as permitting any two cluster blocks 302 in array 300 to communicate directly with each other via interconnect 304, such interconnections need not be so limited. For example, cluster blocks 302 can additionally or alternatively have interconnections such that blocks in adjacent rows and/or columns communicate directly with each other.

Although not necessarily part of array 300, and preferably separately provided, also shown is configuration memory 306. Memory 306 stores static configurations for array 300. The term “memory” is not intended to be construed as limiting. Rather, memory 306 can have various implementations including CMOS static random access memory (SRAM), fused links and slow speed electrically erasable read only memory (EEPROM).

FIG. 4 illustrates a cluster block that can be used to implement cluster block 302 in FIG. 3. As shown, it includes a plurality of ALU controller (AC) blocks 402 and function cells 404. The AC blocks 402 provide configuration signals for a respective column 410 of function cells 404. In one example of the invention, cluster block 302 includes four columns of four function cells 404, each column including one AC block 402.

FIG. 4 shows paths for sharing data and dynamic configuration information between vertically or horizontally adjacent cells 404 within cluster block 302, and with other cluster blocks via global interconnect 304. Also shown are horizontal word lines 408 and vertical word lines 406, by which certain or all of the interior cells 404 may also communicate data with another cluster block 302, which word lines partially implement global interconnect 304.

FIG. 5 illustrates an example of an ALU controller that can be used to implement AC block 402 in FIG. 4. As shown, this example of AC block 402 includes a function control block 502 and an arithmetic mode control block 504.

The function control block 502 includes logic to select the function vector AF[3:0] to be supplied to the column of function cells. The function vector AFi can be obtained from global interconnect 304, or it may be obtained directly from an adjacent cluster block 302, for example. The particular selection made by function control block 502 may be performed by multiplexers coupled to the global interconnect and adjacent cluster blocks, which multiplexers are controlled in accordance with a program in configuration memory, for example.

It should be noted that the function vector AF[3:0] constitutes dynamic configuration information that is used to implement the function overlay feature of the present invention. This important feature of the invention permits the statically defined operation of the cluster block to be dynamically changed in a manner that is new in the art and that will be described in more detail below.

FIG. 6 illustrates an example of an arithmetic mode controller that can be used to implement arithmetic mode control block 504. As shown, it includes a carry control block 602, an OR gate with inverted input 604, a first AND gate 606 and a second AND gate 608. As can be seen in this example, the function enable (FE) signal is enabled for the column depending on the program in the configuration memory. As can be further seen, the setting of the arithmetic enable (AE) signal is determined by the configuration memory program and the input signal AEi. Input AEi is a dynamic configuration signal that is received via the global interconnect 304, for example. Together with the function vector AF[3:0], dynamic control of arithmetic and logic functions performed by a cluster block is permitted.

Carry control block 602 contains logic and connections for selecting a carry input vector CVi and for outputting a carry signal Ki to be used by the logic cells in its column. The carry input vector represents the carry inputs received by the AC block from all possible sources. The carry control block selects the carry signal Ki from possible sources using multiplexers controlled by a static configuration programmed in configuration memory, for example. For example, the carry input vector CVi can be selected from the carry output Ko of a preceding cluster block corresponding to a lower order bit-slice block.

FIG. 7 illustrates an example of a programmable function cell that can be used to implement a function cell 404 in FIG. 4. As shown, function cell 404 includes an input selection block 702, a function selection block 704, an arithmetic logic circuit (ALC) 706, a “Q” register bit flip-flop 708, and an output selection block 710. Function cell 404 performs any function of the inputs A and B, which functions can be both statically and dynamically programmed in a manner that will be described in more detail below.

Input selection block 702 selects the A and B inputs for processing by function selection block 704 in accordance with static configurations set in configuration memory (CM). Block 702 includes logic and interconnections that can select the A and B inputs from adjacent cells in the horizontal and vertical direction, for example, or from neighboring rows or columns of cells, depending on the interconnect scheme employed in the array. For example, block 702 can include multiplexers coupled to word lines 406, 408 and other lines forming global interconnect 304, as well as lines from adjacent function cells, which multiplexers perform selection of inputs based on the program in configuration memory 306. As shown, the Q output from flip-flop 708 can also be selected as one of the A or B inputs, such as in a counter mode.

Function selection block 704 receives a four-bit block function vector (AF) input. and function enable (FE) bit from AC block 402. In response to these inputs, function selection block 704 produces a four-bit cell function vector (F) output according to the program stored in configuration memory (CM). Generally, the function selection block 704 controls the functional behavior of the function cell, which function can be any one of a Boolean function, an arithmetic function and a bitwise gate-level function, as will be described in more detail below.

FIG. 8 illustrates an example of a function selection block that can be used to implement function selection block 704 in FIG. 7. As shown, it includes four multiplexers 804-A to 804-D. In this example of the invention, if function overlays are enabled (i.e. FE input is set), the dynamically configured input function vector AF[3:0] is selected for output by function select block 704 and use by ALC 706. Otherwise, a stored function vector programmed in configuration memory is selected for use by ALC 706.

ALC 706 performs a function on input logic values A and B, which function is defined by the received F input function vector and the arithmetic enable (AE) bit from the AC block 402, as will be described in more detail below. The carry input and output signals Ki and Ko, respectively, are generally communicated with vertically adjacent function cells in the column 410. In general, the ALC is a bit-sliced ALU circuit that can be statically and dynamically programmed to perform both Boolean and arithmetic functions, thus enabling the function overlay and multi-scale functionality aspects of the present invention.

Q flip flop 708 registers the output of the ALC circuit so as to provide feedback to one of the A or B inputs in certain modes. Output section block 710 can include, for example, a multiplexer that selects the combinational output Y of ALC 706 or the registered output from flip flop 708 in accordance with the stored static configuration. Output selection block can also include multiplexers for selectively driving the selected output on one or both of the word lines 406, 408 in accordance with stored configuration information.

FIG. 9 illustrates an example of ALC 706 in more detail. As shown, it includes a 2:1 multiplexer with output inversion 902, an inverter 904, a 2:1 multiplexer 906, an AND gate 908, an AND gate with input inversion 910, a NOR gate 912, an AND gate 914, an XOR gate 916, an AND gate 918 and an OR gate 916. Together, these components produce output logic values Y and Ko. based on the data input logic values A and B, as well as the carry input signal Ki, the four-bit function vector F and arithmetic enable signal AE.

As can be seen, in this example of ALC 706, the B data input is supplied as a selector signal to multiplexers 902 and 906, which multiplexers each receive two bits of the four-bit function vector F. The selected outputs of multiplexers 902 and 906 are then logically combined with the inverted A data input (via inverter 904) by AND gate 908, AND gate with input inversion 910 and NOR gate 912 to produce the precedent P to result value Y. This precedent value P is logically combined with the result of the AND operation of the arithmetic enable (AE) and carry input (Ki) signals (output by AND gate 914) by XOR gate 916 to produce the Y output.

As can be further seen from FIG. 9, the carry input signal Ki is propagated through to carry output signal Ko by AND gate 908 and OR gate 916, which logically combine the carry input signal Ki with Y output precedents P and G, supplied by the outputs of NOR gate 912 and AND gate with input inversion 910, respectively.

Table 1 below defines the logic and arithmetic operations on data inputs A and B that can be performed by ALC 706 as selected by the current function vector “F” and the arithmetic enable signal “AE”. If the arithmetic mode is disabled (the AE signal is 0) the ALC performs any of the Boolean functions listed in the left half of the table, with the corresponding values of the Y output for each function. When arithmetic mode is enabled, the ALC computes a corresponding bit of the result of an elementary arithmetic operation on multi-bit quantities A and B, such as add, subtract, increment and decrement, as listed in the right half of the table, along with the corresponding values of the result Y.

TABLE 1
ALU Circuit Operations
Logic Mode, AE = 0 Arithmetic Mode, AE = 1
F[3:0] Operation Y Operation Y
0000 ZERO 0 SHL 2*A + Ki
0001 NOR (A | B)′ (undefined)
0010 INHA A′&B (undefined)
0011 NOTA A′ DEC A − Ki
0100 INHB A&B′ (undefined)
0101 NOTB B′ (undefined)
0110 XOR A{circumflex over ( )}B ADD A + B + Ki
0111 NAND (A&B)′ (undefined)
1000 AND A&B (undefined)
1001 XNOR (A{circumflex over ( )}B)′ SUB A − B + Ki
1010 B B (undefined)
1011 IMPA A′ | B (undefined)
1100 A A INC A + Ki
1101 IMPB A | B′ (undefined)
1110 OR A | B (undefined)
1111 ONE 1111 CON Ki − 1

As should be apparent to those of skill in the art, Table 1 is a minor variation of the original '74181 function table. It should be further apparent to those skilled in the art that ALC 706 may be implemented by many different combinations of logic elements other than those presented in FIG. 9, which different combinations could also perform the functions according to Table 1. Accordingly, the example implementation given in FIG. 9 should not be considered limiting.

The differences between the structure of the ALC 706 of the present invention and the lookup tables used in the prior art should be readily apparent. Importantly, the ALC 706, which is the basic structure of the function cell, is a bit-sliced ALU, which is significantly different than a lookup table. That is, it is constructed to perform complex ALU functionality, and does not depend on a configuration stored in memory to perform ALU functions, as does a lookup table. Moreover, while the prior art required several cells chained together to perform an ALU function, the present invention permits a single function cell to perform a bit of an ALU computation. Meanwhile, the structure of the ALC 706 permits performance of lower-level Boolean and gate-level operations in addition to the ALU functionality by a dynamic setting of the input AE flag. Thus, a reprogramming of the array is not required to cause the ALC 706 to implement functions of different logic complexity. In this way, the ALC 706 is a “multi-scale” function cell.

The operation and advantages of the multi-scale programmable logic array of the present invention will now be described with reference to several examples.

FIG. 10 illustrates a column 410 of a cluster block operating in “General ALU mode.” In this mode, the program for each cluster block stored in configuration memory is set to cause function overlays to be enabled (i.e. the FE bit is set). Accordingly, the four-bit AF function vector may be received and used to overlay the statically defined operation of each cell. This will cause each function cell in cluster block to commonly compute one bit-slice of an arithmetic (e.g. if AE is set to 1) or Boolean vector (e.g. if AE is set to 0) operation on two four-bit values A and B. This capability permits micro-programmed operation of very complex functions in a single ALU. It should be apparent that such micro-programs can be extended to operate on A and B inputs having greater bit widths than four by commonly operating more than one cluster block with the same function, and by communicating the carry values CVi and CVo (which in this example can be simply the Ki and Ko signals of the most significant and least significant function cells, respectively, of the cluster block) between the commonly operated cluster blocks.

FIG. 11 illustrates the “Static Arithmetic Mode” of cluster block operation according to the invention. In this mode, the program for the cluster block stored in configuration memory is set to cause function overlays to be disabled (i.e. the FE bit is not set), and the arithmetic mode is always enabled (i.e. the AE bit is set). Accordingly, each function cell in the cluster block column 410 performs an independent bit-wise arithmetic function (i.e. one of the arithmetic functions listed in Table 1) according to its program stored in configuration memory.

FIG. 12 illustrates the “Gate Level Mode” of cluster block operation according to this example of the invention. In this mode, the program for the cluster block stored in configuration memory is set to cause function overlays to be disabled (i.e. the FE bit is not set), and the arithmetic mode is always disabled (i.e. the AE bit not set). Accordingly, the ALU circuit in each function cell is independently configured to realize any function of two input signals A and B (i.e. one of the logic functions listed in Table 1). The function cell output Y may be configured to be output directly from the ALU circuit, or it may be obtained from the registered ALU output. The register bit may be fed back into the ALU circuit as one of the A or B inputs to realize counters, accumulators and so forth. Clocks and reset signals for the register may be provided by the AC block, for example.

A first alternative embodiment of the invention will now be described. In this example, cluster block 302 includes additional functionality for permitting different static programs to be dynamically selected, and for different functions of three variables to be performed.

FIG. 13 illustrates another example of a programmable function cell that can be used to implement a function cell 404 in FIG. 4. As shown, function cell 404′ includes an alternative input selection block 702′ and function selection block 704′ such that an additional D input is processed. Function cell 404′ thus performs any function of the inputs A, B and D, which functions can be both statically and dynamically programmed in a manner that will be described in more detail below.

In this alternative embodiment of the invention, input selection block 702′ also includes logic and connections, such as multiplexers coupled to word lines, for example, to select the D input, from neighboring cells or rows or columns, for example. The D input can be used to construct complex arithmetic operations such as a multiplier stage or for complex logic operations such as multiplexer switches, as will be described in more detail below.

Function selection block 704′ receives the D input from the input selection block in addition to the four-bit block function vector (AF) input and function enable (FE) bit from AC block AC 402. In response to these inputs, function selection block 704′ produces a four-bit cell function vector (F) output according to the program stored in configuration memory (CM).

FIG. 14 illustrates another example of a function selection block that can be used to implement function selection block 704′ in FIG. 13. As shown, it includes an AND gate 1402 and four additional multiplexers 804-E to 804-H. As can be seen, in this example of the invention, if functions are enabled (i.e. FE input is set) and the D input is zero or not enabled (i.e. DE in configuration memory programmed to zero), the input function vector AF[3:0] is selected for output by function select block 704′ (via AND gate 1402 and multiplexers 804-A to 804-H) and use by ALC 706. Otherwise, one of two stored function vectors programmed in configuration memory are selected for use by ALC 706 (via multiplexers 804-A to 804-H), as determined by the D and DE bits.

FIG. 15 illustrates the “Static Arithmetic Mode” of cluster block operation according to this alternative embodiment of the invention. In this embodiment, the D input is used to select between programs stored in configuration memory, and thus enables functions of three input variables.

FIG. 16 illustrate the “Gate Level Mode” of clust lock operation according to this alternative example of the invention. In this alternative, the ALU circuit 706 and function select circuit 704′ in each function cell operate together to realize any function of three input signals A, B and D.

A second alternative embodiment of the invention will now be described. In this example, cluster block 302 includes additional functionality for permitting shift and join operations between function cells, thus allowing additional modes of operation and extended functionality, as will be described in more detail below.

FIG. 17 illustrates a second alternative example of function cell 404″ that can implement function cell 404 in FIG. 4 according to this embodiment of the invention. In this example, function cell 404″ additionally includes a shift and join block 1702 in place of output selection block 710. Function cell 404″ also includes a second alternative input selection block 702″.

Input selection block 702″ according to this alternative embodiment of function cell 404″ includes additional functionality and logic, which can be multiplexers controlled by programmed bits in configuration memory, for example, for selecting the E input, from horizontally or vertically adjacent function cells, for example. The input select circuit 702″ additionally includes logic for selecting a shift value from the shift and join block 1702 for use as one of the inputs to ALC 706. The E input is a dynamic configuration signal in addition to the D input, that selects whether the function cell output Y is taken from the ALU circuit 706 or from one of the shift inputs, as will be explained in more detail below.

FIG. 18 illustrates a shift and join block that can implement shift and join block 1702 in FIG. 17. As shown, it includes 2:1 multiplexer 1802, AND gate 1804, OR gate 1806, 2:1 multiplexer 1808 and 2:1 multiplexer 1810. In this example of the invention, connections between vertically adjacent function cells and the AC block in a column of cells 410 further include shift lines, which shift lines enable additional functionality that will be described in more detail below. Preferably, each function cell in a column 410 drives one corresponding shift line S, and the AC block drives a shift line SL. In the example where there are four function cells in each column, there are four shift lines S[3:0] and AC block shift line SL.

Multiplexer 1802 selects either the Y output from ALC circuit 706 or the Q output from flip-flop 708 for output on the shift line S[n] for this cell. The selection is made in accordance with the configuration programmed in configuration memory.

Multiplexer 1808 enables receipt of either of shift line inputs S[n−1] and S[n+1] from vertically adjacent function cells in the column 410 or in adjacent columns in accordance with the SD input from the AC block (described in more detail below). The selected shift line input SV can be fed back to the input selection block 702″ for possible use by ALC 706.

Multiplexer 1810 selects for output on word line W from either the current or previous outputs from ALC circuit 706, or the selected shift line input. The selection by multiplexer 1810 is in accordance with the SE input from the AC block and the dynamic configuration signal E input (if enabled in this configuration). More particularly, if shift is enabled by either the AC block or by the dynamic configuration signal, the shift input is placed for output on word line W (406, 408). Otherwise, the output from the ALC circuit is placed for output on word line W (406, 408).

FIG. 19 illustrates an alternative example of AC block 402′ that can implement AC block 402 in FIG. 4 according to the second alternative embodiment of the invention. As shown, AC block 402′ additionally includes a shift control block 1902 and an expanded logic control block 1904. AC block 402′ also includes an alternative example of arithmetic mode control block 504′. Generally, the alternative AC block 402′ includes additional functionality for receiving shift inputs from adjacent columns or cluster blocks, and for receiving, cascading and producing expanded logic outputs from multiple cells and blocks of cells.

FIG. 20 illustrates an alternative arithmetic mode control block that can implement arithmetic mode control block 504′ in FIG. 19. As shown, arithmetic mode control block 504′ additionally includes 2:1 multiplexer 1602 for selecting between a carry value obtained from carry control block 602′ and a shift value input ST from adjacent columns or cluster blocks, for example, for application as the shift line input value SL for this cluster block.

FIG. 21 illustrates a shift control block that can implement shift control block 1902 in FIG. 19. As can be seen, the shift enable (SE) bit is determined by a logical combination (via logic elements 2102) of the program stored in configuration memory and the user supplied shift control (SC) signal D2 and the shift direction (SD) bit is determined by a logical combination (via logic elements 2104) of the program stored in configuration memory and the user supplied shift control (SC) signal D3. Shift control block 1902 thus permits both dynamic and static control of shift functions.

Expanded logic control block 1904 receives the shift line outputs from each of the function cells in the cluster block (S[0:3]) and logically combines them in accordance with dynamic join control signals JC and configurations programmed in configuration memory and causes a logic output LB to be produced. This functionality is useful for expanded logic operations such as Shannon logic expansion, Boolean products and sums, and parity or modulo-2 sums. The actual structure within block 1904 for implementing the functionality will depend on the operations performed, and those of skill in the art do not need a detailed explanation of such structure to understand the present invention. Expanded logic block also receives expanded logic results LT from other columns and cluster blocks, for example, which can be further combined to produce the logic expansion result LB.

Expanded logic control block 1904 further produces the output shift signal SR based on shift line outputs S[3:0] from the function cells for receipt by adjacent columns or cluster blocks.

The additional operations of the multi-scale programmable logic array of the above-described alternative embodiment of the present invention will now be described with reference to several examples.

FIG. 22 illustrates the “Expanded Logic Mode” of cluster block operation in accordance with the alternative embodiment of the present invention. In this mode, the function mode is always disabled (i.e. FE is zero), and arithmetic mode is always disabled (i.e. AE is zero). Accordingly, the function performed by each bit-slice function cell is configured independently. Additionally, the results S[3:0] for each function cell can be brought up to the AC block 402′ for further combination into a result output on the LB output. Preferably, the expanded logic operations supported include:

1. Shannon logic expansion; a four to one mux is used with two user defined selection signals JC to implement any function of five variables and a large number of useful functions of up to 14 variables. This also allows the direct implementation of an eight to one mux in one ALU as well as a powerful “complex gate” capability.

1. Boolean Product: logical AND of the four output signals.

1. Boolean Sum: logical OR of the four output signals.

1. Parity or Mod-2 Sum: exclusive-OR of the four output signals.

The expanded logic mode result of column 410 may also be combined with the result LT of other cluster blocks to produce logic results LB that create ever more complex Boolean functions.

The individual results from all the function cells may also be made available to adjacent blocks via word lines W, as shown in FIG. 18.

FIG. 23 illustrates the “Joined Cell Mode” of cluster block operation in accordance with the alternative embodiment of the present invention. In this mode, the user-supplied E input signal becomes a selection signal so that the value of the output W is either the output value of the function cell's (404″-U) own ALU circuit, or is the word line W output value from the lower function cell 404″-L. This functionality can be exploited to implement any function of four variables and a large number of useful functions of up to seven variables. For example, two function cells can be used to implement a four to one multiplexer. This functionality can also be exploited for implementing state machines.

Although the present invention has been described in detail with reference to the preferred embodiments thereof, those skilled in the art will appreciate that various substitutions and modifications can be made to the examples described herein while remaining within the spirit and scope of the invention as defined in the appended claims.

Claims (15)

What is claimed is:
1. A programmable logic device, comprising:
a function cell that provides a result logic value in response to one or more input logic values and a function vector, the function cell being operable to receive the function vector both from a configuration memory and from dynamic configuration signals,
wherein the function cell includes a function selection block that is operable to selectively receive the function vector in response to a received function overlay enable signal.
2. A programmable logic device according to claim 1, wherein the function selection block is further operable to selectively receive the function vector from among a plurality of stored function vectors based on a received dynamic selection signal.
3. A programmable logic device according to claim 1, further comprising a controller block coupled to the function cell that is operable to receive the dynamic configuration signals from a global interconnect and to provide the dynamic configuration signals and the function overlay signal to the function cell.
4. A programmable logic device according to claim 1, wherein the function cell further includes an arithmetic logic circuit that receives the function vector from the function selection block, the arithmetic logic circuit being operable in a first mode to provide the result logic value as an arithmetic combination of the input logic values and operable in a second mode to provide the result logic value as a logical combination of the input logic values, the arithmetic combination and the logical combination both determined by the function vector.
5. A programmable logic device, comprising:
a plurality of function cells that provide result logic values in response to one or more input logic values and a function vector, the function cells being operable to receive respective stored function vectors from a configuration memory and a dynamic function vector; and
a controller block coupled to the function cells that is operable to receive dynamic configuration signals and to commonly provide the dynamic function vector to the function cells.
6. A programmable logic device according to claim 5, wherein the function cells correspond to respective bit positions in a multi-bit operation, the dynamic function vector causing the plurality of function cells to perform respective bit-wise operations in the multi-bit operation.
7. A programmable logic device according to claim 6, wherein the function cells further provides a carry output in response to the input logic values, the function vector and a carry input.
8. A programmable logic device according to claim 7, wherein the multi-bit operation is one of an add, a subtract, an increment, and a decrement operation.
9. A programmable logic device according to claim 6, wherein the multi-bit operation is one of an add, a subtract, an increment, and a decrement operation.
10. A programmable logic device according to claim 6, wherein the multi-bit operation is one of a NOR, an XOR, a NAND, an AND, an XNOR and an OR operation.
11. A programmable logic device, comprising:
a plurality of function cells that each provide a respective result logic value in response to one or more input logic values and a function vector; and
a controller block coupled to the function cells that is operable to receive the respective result logic values and to logically combine them to produce an expanded logic value.
12. A programmable logic device according to claim 11, wherein the controller block further receives another expanded logic value from another plurality of function cells and is operable to combine the another expanded logic value with the respective result logic values to produce the expanded logic value.
13. A programmable logic device according to claim 11, wherein the function cells include a shift and join block, the shift and join block being operable to selectively cause an associated one of the function cells to output the respective result logic value of the associated function cell, or to output the respective result logic value of an adjacent function cell.
14. A programmable logic device, comprising:
a plurality of cluster blocks that communicate via a global interconnect, the cluster blocks including:
a controller block coupled to the global interconnect for receiving dynamic configuration signals and for providing an arithmetic mode signal in response;
a plurality of function cells that receive the arithmetic mode signal from the controller and provide a respective result logic value in response to one or more input logic values and a function vector, each function cell having an arithmetic logic circuit that in a first mode is operable to provide the result logic value as an arithmetic combination of the input logic values and in a second mode is operable to provide the result logic value as a logical combination of the input logic values, the arithmetic combination and the logical combination both determined by the function vector, the first and second mode being determined by the arithmetic mode signal.
15. A programmable logic device, comprising:
a plurality of cluster blocks that communicate via a global interconnect, the cluster blocks including:
a plurality of function cells that provide result logic values in response to one or more input logic values and a function vector, the function cells being operable to receive respective stored function vectors from a configuration memory and a dynamic function vector; and
a controller block coupled to the function cells that is operable to receive dynamic configuration signals and to commonly provide the dynamic function vector to the function cells in response.
US09475400 1999-12-30 1999-12-30 Multi-scale programmable array Active US6633181B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09475400 US6633181B1 (en) 1999-12-30 1999-12-30 Multi-scale programmable array

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09475400 US6633181B1 (en) 1999-12-30 1999-12-30 Multi-scale programmable array
PCT/US2000/035327 WO2001050607A1 (en) 1999-12-30 2000-12-22 Programmable logic device with configurable function cells to perform boolean and arithmetic
US09883976 US7062520B2 (en) 1999-12-30 2001-06-19 Multi-scale programmable array

Publications (1)

Publication Number Publication Date
US6633181B1 true US6633181B1 (en) 2003-10-14

Family

ID=23887417

Family Applications (2)

Application Number Title Priority Date Filing Date
US09475400 Active US6633181B1 (en) 1999-12-30 1999-12-30 Multi-scale programmable array
US09883976 Active 2022-01-30 US7062520B2 (en) 1999-12-30 2001-06-19 Multi-scale programmable array

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09883976 Active 2022-01-30 US7062520B2 (en) 1999-12-30 2001-06-19 Multi-scale programmable array

Country Status (2)

Country Link
US (2) US6633181B1 (en)
WO (1) WO2001050607A1 (en)

Cited By (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020116426A1 (en) * 2001-02-15 2002-08-22 Stmicroelectronics Ltd. Look-up table apparatus to perform two-bit arithmetic operation including carry generation
US20030056091A1 (en) * 2001-09-14 2003-03-20 Greenberg Craig B. Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations
US20040193852A1 (en) * 2003-03-31 2004-09-30 Johnson Scott D. Extension adapter
US20040194048A1 (en) * 2003-03-31 2004-09-30 Arnold Jeffrey M. System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
US20050005250A1 (en) * 2003-06-18 2005-01-06 Jones Anthony Mark Data interface for hardware objects
US20050027970A1 (en) * 2003-07-29 2005-02-03 Arnold Jeffrey Mark Reconfigurable instruction set computing
US20060158217A1 (en) * 2002-07-08 2006-07-20 Madurawe Raminda U Timing exact design conversions from FPGA to ASIC
US7112991B1 (en) * 2003-12-24 2006-09-26 Altera Corporation Extended custom instructions
US20060259747A1 (en) * 2003-07-29 2006-11-16 Stretch, Inc. Long instruction word processing with instruction extensions
US7167021B1 (en) * 2003-11-24 2007-01-23 Altera Corporation Logic device logic modules having improved arithmetic circuitry
US7237055B1 (en) 2003-10-22 2007-06-26 Stretch, Inc. System, apparatus and method for data path routing configurable to perform dynamic bit permutations
US20070152708A1 (en) * 2002-07-08 2007-07-05 Madurawe Raminda U MPGA products based on a prototype FPGA
US20070152707A1 (en) * 2004-01-05 2007-07-05 Madurawe Raminda U Integrated circuits with RAM and ROM fabrication options
US20070186076A1 (en) * 2003-06-18 2007-08-09 Jones Anthony M Data pipeline transport system
US20070210826A1 (en) * 2006-03-08 2007-09-13 Madurawe Raminda U Programmable logic devices comprising time multiplexed programmable interconnect
US20070279085A1 (en) * 2004-02-12 2007-12-06 Matsushita Electric Industrial Co., Ltd. Programmable Logic Circuit
US7394284B2 (en) * 2002-09-06 2008-07-01 Pact Xpp Technologies Ag Reconfigurable sequencer structure
US7526632B1 (en) 2003-10-22 2009-04-28 Stretch, Inc. System, apparatus and method for implementing multifunctional memory in reconfigurable data path processing
US20090146189A1 (en) * 2007-11-19 2009-06-11 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US7581081B2 (en) 2003-03-31 2009-08-25 Stretch, Inc. Systems and methods for software extensible multi-processing
US7584390B2 (en) 1997-12-22 2009-09-01 Pact Xpp Technologies Ag Method and system for alternating between programs for execution by cells of an integrated circuit
US7613900B2 (en) 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit
US7650448B2 (en) 1996-12-20 2010-01-19 Pact Xpp Technologies Ag I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
US7657877B2 (en) 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
US7822968B2 (en) 1996-12-09 2010-10-26 Martin Vorbach Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs
US7822881B2 (en) 1996-12-27 2010-10-26 Martin Vorbach Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like)
US7840842B2 (en) 2001-09-03 2010-11-23 Martin Vorbach Method for debugging reconfigurable architectures
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US8001266B1 (en) 2003-03-31 2011-08-16 Stretch, Inc. Configuring a multi-processor system
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US8099618B2 (en) 2001-03-05 2012-01-17 Martin Vorbach Methods and devices for treating and processing data
US8127061B2 (en) 2002-02-18 2012-02-28 Martin Vorbach Bus systems and reconfiguration methods
US8156284B2 (en) 2002-08-07 2012-04-10 Martin Vorbach Data processing method and device
US8209653B2 (en) 2001-09-03 2012-06-26 Martin Vorbach Router
US8230411B1 (en) 1999-06-10 2012-07-24 Martin Vorbach Method for interleaving a program over a plurality of cells
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US8281108B2 (en) 2002-01-19 2012-10-02 Martin Vorbach Reconfigurable general purpose processor having time restricted configurations
US8301872B2 (en) 2000-06-13 2012-10-30 Martin Vorbach Pipeline configuration protocol and configuration unit communication
US8429585B2 (en) 2002-07-08 2013-04-23 Raminda Udaya Madurawe Three dimensional integrated circuits
USRE44365E1 (en) 1997-02-08 2013-07-09 Martin Vorbach Method of self-synchronization of configurable elements of a programmable module
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US8812820B2 (en) 2003-08-28 2014-08-19 Pact Xpp Technologies Ag Data processing device and method
USRE45110E1 (en) 2006-03-20 2014-09-02 Raminda Udaya Madurawe MPGA products based on a prototype FPGA
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US9087169B2 (en) 2008-09-14 2015-07-21 Raminda U. Madurawe Automated metal pattern generation for integrated circuits
US9141390B2 (en) 2001-03-05 2015-09-22 Pact Xpp Technologies Ag Method of processing data with an array of data processors according to application ID
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US9250908B2 (en) 2001-03-05 2016-02-02 Pact Xpp Technologies Ag Multi-processor bus and cache interconnection system
US9397665B2 (en) 2003-12-04 2016-07-19 Callahan Cellular L.L.C. Programmable structured arrays
US9411532B2 (en) 2001-09-07 2016-08-09 Pact Xpp Technologies Ag Methods and systems for transferring data between a processing device and external devices
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0013355D0 (en) * 2000-06-01 2000-07-26 Tao Group Ltd Parallel modulo arithmetic using bitwise logical operations
US6857110B1 (en) 2001-01-30 2005-02-15 Stretch, Inc. Design methodology for merging programmable logic into a custom IC
EP1391991A4 (en) * 2001-05-24 2007-10-24 Ip Flex Inc Integrated circuit device
US7185035B1 (en) * 2003-10-23 2007-02-27 Altera Corporation Arithmetic structures for programmable logic devices
US7167022B1 (en) * 2004-03-25 2007-01-23 Altera Corporation Omnibus logic element including look up table based logic elements
US7698118B2 (en) * 2004-04-15 2010-04-13 Mentor Graphics Corporation Logic design modeling and interconnection
DE102004056738B3 (en) * 2004-11-24 2006-05-18 Infineon Technologies Ag The programmable logic cell for a programmable logic array, arithmetic unit and digital circuitry
JP4527571B2 (en) * 2005-03-14 2010-08-18 富士通株式会社 Reconfigurable processor
US8156307B2 (en) * 2007-08-20 2012-04-10 Convey Computer Multi-processor system having at least one processor that comprises a dynamically reconfigurable instruction set
US9015399B2 (en) 2007-08-20 2015-04-21 Convey Computer Multiple data channel memory module architecture
US8561037B2 (en) 2007-08-29 2013-10-15 Convey Computer Compiler for generating an executable comprising instructions for a plurality of different instruction sets
US8122229B2 (en) * 2007-09-12 2012-02-21 Convey Computer Dispatch mechanism for dispatching instructions from a host processor to a co-processor
US9710384B2 (en) 2008-01-04 2017-07-18 Micron Technology, Inc. Microprocessor architecture having alternative memory access paths
US8095735B2 (en) * 2008-08-05 2012-01-10 Convey Computer Memory interleave for heterogeneous computing
US8438522B1 (en) * 2008-09-24 2013-05-07 Iowa State University Research Foundation, Inc. Logic element architecture for generic logic chains in programmable devices
US20100115233A1 (en) * 2008-10-31 2010-05-06 Convey Computer Dynamically-selectable vector register partitioning
US8205066B2 (en) 2008-10-31 2012-06-19 Convey Computer Dynamically configured coprocessor for different extended instruction set personality specific to application program with shared memory storing instructions invisibly dispatched from host processor
US8423745B1 (en) 2009-11-16 2013-04-16 Convey Computer Systems and methods for mapping a neighborhood of data to general registers of a processing element
US9450585B2 (en) 2011-04-20 2016-09-20 Microchip Technology Incorporated Selecting four signals from sixteen inputs
US20120271968A1 (en) * 2011-04-21 2012-10-25 Microchip Technology Incorporated Logic device for combining various interrupt sources into a single interrupt source and various signal sources to control drive strength
JP5937550B2 (en) * 2013-09-05 2016-06-22 敏則 末吉 Programmable logic circuit and configured METHOD
RU2586575C1 (en) * 2015-06-03 2016-06-10 Федеральное государственное казенное военное образовательное учреждение высшего профессионального образования "Военная академия Ракетных войск стратегического назначения имени Петра Великого" Министерства обороны Российской Федерации Modular polynomial computer of boolean function systems

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0507507A2 (en) 1991-04-02 1992-10-07 AT&T Corp. Field programmable function element
US5258668A (en) 1992-05-08 1993-11-02 Altera Corporation Programmable logic array integrated circuits with cascade connections between logic modules
US5260610A (en) 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5260611A (en) 1991-09-03 1993-11-09 Altera Corporation Programmable logic array having local and long distance conductors
US5274581A (en) 1992-05-08 1993-12-28 Altera Corporation Look up table implementation of fast carry for adders and counters
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5357152A (en) 1992-11-10 1994-10-18 Infinite Technology Corporation Logic system of logic networks with programmable selected functions and programmable operational controls
US5414377A (en) * 1992-12-21 1995-05-09 Xilinx, Inc. Logic block with look-up table for configuration and memory
US5426378A (en) * 1994-04-20 1995-06-20 Xilinx, Inc. Programmable logic device which stores more than one configuration and means for switching configurations
US5436574A (en) 1993-11-12 1995-07-25 Altera Corporation Universal logic module with arithmetic capabilities
EP0668659A2 (en) 1994-02-17 1995-08-23 Pilkington Germany (no. 2) Limited Reconfigurable ASIC
US5726584A (en) * 1996-03-18 1998-03-10 Xilinx, Inc. Virtual high density programmable integrated circuit having addressable shared memory cells
US5742180A (en) 1995-02-10 1998-04-21 Massachusetts Institute Of Technology Dynamically programmable gate array with multiple contexts
US5920202A (en) 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US5926036A (en) 1991-09-03 1999-07-20 Altera Corporation Programmable logic array circuits comprising look up table implementation of fast carry adders and counters
US5963050A (en) 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US5977793A (en) 1996-10-10 1999-11-02 Altera Corporation Programmable logic device with hierarchical interconnection resources
US5982195A (en) 1997-02-20 1999-11-09 Altera Corporation Programmable logic device architectures
US5986465A (en) 1996-04-09 1999-11-16 Altera Corporation Programmable logic integrated circuit architecture incorporating a global shareable expander

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4766569A (en) * 1985-03-04 1988-08-23 Lattice Semiconductor Corporation Programmable logic array
US4635261A (en) * 1985-06-26 1987-01-06 Motorola, Inc. On chip test system for configurable gate arrays
US4893311A (en) * 1988-04-25 1990-01-09 Motorola, Inc. CMOS implementation of a built-in self test input generator (BISTIG)
US5488612A (en) * 1993-10-04 1996-01-30 International Business Machines, Corporation Method and apparatus for field testing field programmable logic arrays
US6052773A (en) * 1995-02-10 2000-04-18 Massachusetts Institute Of Technology DPGA-coupled microprocessors
US5727173A (en) * 1995-12-05 1998-03-10 National Semiconductor Corporation Toggle bus circuit
US5784636A (en) * 1996-05-28 1998-07-21 National Semiconductor Corporation Reconfigurable computer architecture for use in signal processing applications
US5960191A (en) * 1997-05-30 1999-09-28 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
DE69827589D1 (en) * 1997-12-17 2004-12-23 Elixent Ltd establish configurable processing arrangement and method for use of this arrangement to a central processing unit
US6282633B1 (en) * 1998-11-13 2001-08-28 Tensilica, Inc. High data density RISC processor
US6477697B1 (en) * 1999-02-05 2002-11-05 Tensilica, Inc. Adding complex instruction extensions defined in a standardized language to a microprocessor design to produce a configurable definition of a target instruction set, and hdl description of circuitry necessary to implement the instruction set, and development and verification tools for the instruction set
US6477683B1 (en) * 1999-02-05 2002-11-05 Tensilica, Inc. Automated processor generation system for designing a configurable processor and method for the same
US6550042B1 (en) * 1999-09-14 2003-04-15 Agere Systems Inc. Hardware/software co-synthesis of heterogeneous low-power and fault-tolerant systems-on-a chip
US6426648B1 (en) * 1999-12-30 2002-07-30 RUPP CHARLé R. Carry lookahead for programmable logic array
US6817005B2 (en) * 2000-05-25 2004-11-09 Xilinx, Inc. Modular design method and system for programmable logic devices
US6292388B1 (en) * 2000-06-28 2001-09-18 Adaptive Silicon, Inc. Efficient and robust random access memory cell suitable for programmable logic configuration control
US6418045B2 (en) * 2000-06-28 2002-07-09 Adaptive Silicon, Inc. Efficient and robust random access memory cell suitable for programmable logic configuration control

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
EP0507507A2 (en) 1991-04-02 1992-10-07 AT&T Corp. Field programmable function element
US5260610A (en) 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5260611A (en) 1991-09-03 1993-11-09 Altera Corporation Programmable logic array having local and long distance conductors
US5926036A (en) 1991-09-03 1999-07-20 Altera Corporation Programmable logic array circuits comprising look up table implementation of fast carry adders and counters
US5258668A (en) 1992-05-08 1993-11-02 Altera Corporation Programmable logic array integrated circuits with cascade connections between logic modules
US5274581A (en) 1992-05-08 1993-12-28 Altera Corporation Look up table implementation of fast carry for adders and counters
US5357152A (en) 1992-11-10 1994-10-18 Infinite Technology Corporation Logic system of logic networks with programmable selected functions and programmable operational controls
US5414377A (en) * 1992-12-21 1995-05-09 Xilinx, Inc. Logic block with look-up table for configuration and memory
US5436574A (en) 1993-11-12 1995-07-25 Altera Corporation Universal logic module with arithmetic capabilities
EP0668659A2 (en) 1994-02-17 1995-08-23 Pilkington Germany (no. 2) Limited Reconfigurable ASIC
US5426378A (en) * 1994-04-20 1995-06-20 Xilinx, Inc. Programmable logic device which stores more than one configuration and means for switching configurations
US5742180A (en) 1995-02-10 1998-04-21 Massachusetts Institute Of Technology Dynamically programmable gate array with multiple contexts
US5726584A (en) * 1996-03-18 1998-03-10 Xilinx, Inc. Virtual high density programmable integrated circuit having addressable shared memory cells
US5986465A (en) 1996-04-09 1999-11-16 Altera Corporation Programmable logic integrated circuit architecture incorporating a global shareable expander
US5977793A (en) 1996-10-10 1999-11-02 Altera Corporation Programmable logic device with hierarchical interconnection resources
US5982195A (en) 1997-02-20 1999-11-09 Altera Corporation Programmable logic device architectures
US5920202A (en) 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US5963050A (en) 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Bechade, R.A. et al., "Programmable Arithmetic/Logic Circuit," IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.</STEXT>
Bechade, R.A. et al., "Programmable Arithmetic/Logic Circuit," IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.

Cited By (124)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8156312B2 (en) 1996-12-09 2012-04-10 Martin Vorbach Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units
US7822968B2 (en) 1996-12-09 2010-10-26 Martin Vorbach Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs
US7650448B2 (en) 1996-12-20 2010-01-19 Pact Xpp Technologies Ag I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
US8195856B2 (en) 1996-12-20 2012-06-05 Martin Vorbach I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
US7899962B2 (en) 1996-12-20 2011-03-01 Martin Vorbach I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures
US7822881B2 (en) 1996-12-27 2010-10-26 Martin Vorbach Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like)
USRE44365E1 (en) 1997-02-08 2013-07-09 Martin Vorbach Method of self-synchronization of configurable elements of a programmable module
USRE45109E1 (en) 1997-02-08 2014-09-02 Pact Xpp Technologies Ag Method of self-synchronization of configurable elements of a programmable module
USRE45223E1 (en) 1997-02-08 2014-10-28 Pact Xpp Technologies Ag Method of self-synchronization of configurable elements of a programmable module
US8819505B2 (en) 1997-12-22 2014-08-26 Pact Xpp Technologies Ag Data processor having disabled cores
US7584390B2 (en) 1997-12-22 2009-09-01 Pact Xpp Technologies Ag Method and system for alternating between programs for execution by cells of an integrated circuit
US8468329B2 (en) 1999-02-25 2013-06-18 Martin Vorbach Pipeline configuration protocol and configuration unit communication
US8726250B2 (en) 1999-06-10 2014-05-13 Pact Xpp Technologies Ag Configurable logic integrated circuit having a multidimensional structure of configurable elements
US9690747B2 (en) 1999-06-10 2017-06-27 PACT XPP Technologies, AG Configurable logic integrated circuit having a multidimensional structure of configurable elements
US8230411B1 (en) 1999-06-10 2012-07-24 Martin Vorbach Method for interleaving a program over a plurality of cells
US8312200B2 (en) 1999-06-10 2012-11-13 Martin Vorbach Processor chip including a plurality of cache elements connected to a plurality of processor cores
US8301872B2 (en) 2000-06-13 2012-10-30 Martin Vorbach Pipeline configuration protocol and configuration unit communication
US9047440B2 (en) 2000-10-06 2015-06-02 Pact Xpp Technologies Ag Logical cell array and bus system
US9256575B2 (en) 2000-10-06 2016-02-09 Pact Xpp Technologies Ag Data processor chip with flexible bus system
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US8471593B2 (en) 2000-10-06 2013-06-25 Martin Vorbach Logic cell array and bus system
US6961741B2 (en) * 2001-02-15 2005-11-01 Stmicroelectronics Ltd. Look-up table apparatus to perform two-bit arithmetic operation including carry generation
US20020116426A1 (en) * 2001-02-15 2002-08-22 Stmicroelectronics Ltd. Look-up table apparatus to perform two-bit arithmetic operation including carry generation
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US8145881B2 (en) 2001-03-05 2012-03-27 Martin Vorbach Data processing device and method
US8099618B2 (en) 2001-03-05 2012-01-17 Martin Vorbach Methods and devices for treating and processing data
US9250908B2 (en) 2001-03-05 2016-02-02 Pact Xpp Technologies Ag Multi-processor bus and cache interconnection system
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US8312301B2 (en) 2001-03-05 2012-11-13 Martin Vorbach Methods and devices for treating and processing data
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US9141390B2 (en) 2001-03-05 2015-09-22 Pact Xpp Technologies Ag Method of processing data with an array of data processors according to application ID
US9075605B2 (en) 2001-03-05 2015-07-07 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7657877B2 (en) 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
US8869121B2 (en) 2001-08-16 2014-10-21 Pact Xpp Technologies Ag Method for the translation of programs for reconfigurable architectures
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US8407525B2 (en) 2001-09-03 2013-03-26 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US7840842B2 (en) 2001-09-03 2010-11-23 Martin Vorbach Method for debugging reconfigurable architectures
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US8429385B2 (en) 2001-09-03 2013-04-23 Martin Vorbach Device including a field having function cells and information providing cells controlled by the function cells
US8209653B2 (en) 2001-09-03 2012-06-26 Martin Vorbach Router
US8069373B2 (en) 2001-09-03 2011-11-29 Martin Vorbach Method for debugging reconfigurable architectures
US9411532B2 (en) 2001-09-07 2016-08-09 Pact Xpp Technologies Ag Methods and systems for transferring data between a processing device and external devices
US20030056091A1 (en) * 2001-09-14 2003-03-20 Greenberg Craig B. Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US8281108B2 (en) 2002-01-19 2012-10-02 Martin Vorbach Reconfigurable general purpose processor having time restricted configurations
US8127061B2 (en) 2002-02-18 2012-02-28 Martin Vorbach Bus systems and reconfiguration methods
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US9912336B2 (en) 2002-07-08 2018-03-06 Callahan Cellular L.L.C. Three dimensional integrated circuits
US7627848B2 (en) 2002-07-08 2009-12-01 Tier Logic, Inc. Bit stream compatible FPGA to MPGA conversions
US9240790B2 (en) 2002-07-08 2016-01-19 Callahan Cellular L.L.C. Three dimensional integrated circuits
US8856699B2 (en) 2002-07-08 2014-10-07 Raminda Udaya Madurawe Three dimensional integrated circuits
US20070103192A1 (en) * 2002-07-08 2007-05-10 Madurawe Raminda U Bit stream compatible FPGA to MPGA design conversions
US8829664B2 (en) 2002-07-08 2014-09-09 Raminda Udaya Madurawe Three dimensional integrated circuits
US7673273B2 (en) 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
US7759705B2 (en) 2002-07-08 2010-07-20 Tier Logic, Inc. Semiconductor devices fabricated with different processing options
US20070210336A1 (en) * 2002-07-08 2007-09-13 Madurawe Raminda U Semiconductor devices fabricated with different processing options
US9547736B2 (en) 2002-07-08 2017-01-17 Callahan Cellular L.L.C. Timing exact design conversions from FPGA to ASIC
US20070152708A1 (en) * 2002-07-08 2007-07-05 Madurawe Raminda U MPGA products based on a prototype FPGA
US8429585B2 (en) 2002-07-08 2013-04-23 Raminda Udaya Madurawe Three dimensional integrated circuits
US7356799B2 (en) 2002-07-08 2008-04-08 Viciciv Technology, Inc. Timing exact design conversions from FPGA to ASIC
US20060158217A1 (en) * 2002-07-08 2006-07-20 Madurawe Raminda U Timing exact design conversions from FPGA to ASIC
US8156284B2 (en) 2002-08-07 2012-04-10 Martin Vorbach Data processing method and device
US8281265B2 (en) 2002-08-07 2012-10-02 Martin Vorbach Method and device for processing data
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7928763B2 (en) 2002-09-06 2011-04-19 Martin Vorbach Multi-core processing system
US7782087B2 (en) 2002-09-06 2010-08-24 Martin Vorbach Reconfigurable sequencer structure
US8803552B2 (en) 2002-09-06 2014-08-12 Pact Xpp Technologies Ag Reconfigurable sequencer structure
US7394284B2 (en) * 2002-09-06 2008-07-01 Pact Xpp Technologies Ag Reconfigurable sequencer structure
US9274984B2 (en) 2002-09-06 2016-03-01 Pact Xpp Technologies Ag Multi-processor with selectively interconnected memory units
US8310274B2 (en) 2002-09-06 2012-11-13 Martin Vorbach Reconfigurable sequencer structure
US9679914B2 (en) 2002-10-08 2017-06-13 Callahan Cellular L.L.C. Pads and pin-outs in three dimensional integrated circuits
US9070668B2 (en) 2002-10-08 2015-06-30 Yakimishu Co. Ltd. L.L.C. Pads and pin-outs in three dimensional integrated circuits
US7581081B2 (en) 2003-03-31 2009-08-25 Stretch, Inc. Systems and methods for software extensible multi-processing
US20040194048A1 (en) * 2003-03-31 2004-09-30 Arnold Jeffrey M. System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
US7590829B2 (en) 2003-03-31 2009-09-15 Stretch, Inc. Extension adapter
US20040193852A1 (en) * 2003-03-31 2004-09-30 Johnson Scott D. Extension adapter
US7613900B2 (en) 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit
US8001266B1 (en) 2003-03-31 2011-08-16 Stretch, Inc. Configuring a multi-processor system
US7000211B2 (en) 2003-03-31 2006-02-14 Stretch, Inc. System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
US20050005250A1 (en) * 2003-06-18 2005-01-06 Jones Anthony Mark Data interface for hardware objects
US20050015733A1 (en) * 2003-06-18 2005-01-20 Ambric, Inc. System of hardware objects
US7406584B2 (en) 2003-06-18 2008-07-29 Ambric, Inc. IC comprising network of microprocessors communicating data messages along asynchronous channel segments using ports including validity and accept signal registers and with split / join capability
US7865637B2 (en) 2003-06-18 2011-01-04 Nethra Imaging, Inc. System of hardware objects
US20070186076A1 (en) * 2003-06-18 2007-08-09 Jones Anthony M Data pipeline transport system
US20060282813A1 (en) * 2003-06-18 2006-12-14 Jones Anthony M Development system for an integrated circuit having standardized hardware objects
US7673275B2 (en) 2003-06-18 2010-03-02 Nethra Imaging, Inc. Development system for an integrated circuit having standardized hardware objects
US20050055657A1 (en) * 2003-06-18 2005-03-10 Jones Anthony Mark Integrated circuit development system
US7409533B2 (en) 2003-06-18 2008-08-05 Ambric, Inc. Asynchronous communication among hardware object nodes in IC with receive and send ports protocol registers using temporary register bypass select for validity information
US7139985B2 (en) 2003-06-18 2006-11-21 Ambric, Inc. Development system for an integrated circuit having standardized hardware objects
US7284114B2 (en) 2003-07-29 2007-10-16 Stretch, Inc. Video processing system with reconfigurable instructions
US20050027971A1 (en) * 2003-07-29 2005-02-03 Williams Kenneth M. Defining instruction extensions in a standard programming language
US20050027944A1 (en) * 2003-07-29 2005-02-03 Williams Kenneth Mark Instruction set for efficient bit stream and byte stream I/O
US7610475B2 (en) 2003-07-29 2009-10-27 Stretch, Inc. Programmable logic configuration for instruction extensions
US20050169550A1 (en) * 2003-07-29 2005-08-04 Arnold Jeffrey M. Video processing system with reconfigurable instructions
US6954845B2 (en) 2003-07-29 2005-10-11 Stretch, Inc. Reconfigurable instruction set computing
US20050273581A1 (en) * 2003-07-29 2005-12-08 Stretch, Inc. Programmable logic configuration for instruction extensions
US7418575B2 (en) 2003-07-29 2008-08-26 Stretch, Inc. Long instruction word processing with instruction extensions
US7421561B2 (en) 2003-07-29 2008-09-02 Stretch, Inc. Instruction set for efficient bit stream and byte stream I/O
US20060259747A1 (en) * 2003-07-29 2006-11-16 Stretch, Inc. Long instruction word processing with instruction extensions
US7373642B2 (en) 2003-07-29 2008-05-13 Stretch, Inc. Defining instruction extensions in a standard programming language
US20050027970A1 (en) * 2003-07-29 2005-02-03 Arnold Jeffrey Mark Reconfigurable instruction set computing
US8812820B2 (en) 2003-08-28 2014-08-19 Pact Xpp Technologies Ag Data processing device and method
US20140359255A1 (en) * 2003-08-28 2014-12-04 Pact Xpp Technologies Ag Coarse-Grained Data Processor Having Both Global and Direct Interconnects
US7526632B1 (en) 2003-10-22 2009-04-28 Stretch, Inc. System, apparatus and method for implementing multifunctional memory in reconfigurable data path processing
US20070250656A1 (en) * 2003-10-22 2007-10-25 Rupp Charle R System, apparatus and method for data path routing configurable to perform dynamic bit permutations
US7237055B1 (en) 2003-10-22 2007-06-26 Stretch, Inc. System, apparatus and method for data path routing configurable to perform dynamic bit permutations
US7620764B2 (en) 2003-10-22 2009-11-17 Stretch, Inc. System, apparatus and method for data path routing configurable to perform dynamic bit permutations
US7167021B1 (en) * 2003-11-24 2007-01-23 Altera Corporation Logic device logic modules having improved arithmetic circuitry
US9397665B2 (en) 2003-12-04 2016-07-19 Callahan Cellular L.L.C. Programmable structured arrays
US9882567B2 (en) 2003-12-04 2018-01-30 Callahan Cellular L.L.C. Programmable structured arrays
US7112991B1 (en) * 2003-12-24 2006-09-26 Altera Corporation Extended custom instructions
US7265577B2 (en) 2004-01-05 2007-09-04 Viciciv Technology Integrated circuits with RAM and ROM fabrication options
US20070152707A1 (en) * 2004-01-05 2007-07-05 Madurawe Raminda U Integrated circuits with RAM and ROM fabrication options
US20070279085A1 (en) * 2004-02-12 2007-12-06 Matsushita Electric Industrial Co., Ltd. Programmable Logic Circuit
US7365566B2 (en) * 2004-02-12 2008-04-29 Matsushita Electric Industrial Co., Ltd. Programmable logic circuit
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US7486111B2 (en) 2006-03-08 2009-02-03 Tier Logic, Inc. Programmable logic devices comprising time multiplexed programmable interconnect
US20070210826A1 (en) * 2006-03-08 2007-09-13 Madurawe Raminda U Programmable logic devices comprising time multiplexed programmable interconnect
USRE45110E1 (en) 2006-03-20 2014-09-02 Raminda Udaya Madurawe MPGA products based on a prototype FPGA
US20090146189A1 (en) * 2007-11-19 2009-06-11 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US9087169B2 (en) 2008-09-14 2015-07-21 Raminda U. Madurawe Automated metal pattern generation for integrated circuits

Also Published As

Publication number Publication date Type
US7062520B2 (en) 2006-06-13 grant
US20010049816A1 (en) 2001-12-06 application
WO2001050607A1 (en) 2001-07-12 application

Similar Documents

Publication Publication Date Title
US6066960A (en) Programmable logic device having combinational logic at inputs to logic elements within logic array blocks
US6526461B1 (en) Interconnect chip for programmable logic devices
US5942914A (en) PLD with split multiplexed inputs from global conductors
US5761099A (en) Programmable logic array integrated circuits with enhanced carry routing
US5633601A (en) Field programmable gate array logic module configurable as combinational or sequential circuits
US6650142B1 (en) Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use
US6191611B1 (en) Driver circuitry for programmable logic devices with hierarchical interconnection resources
US5689195A (en) Programmable logic array integrated circuit devices
US5341044A (en) Flexible configuration logic array block for programmable logic devices
US6573749B2 (en) Method and apparatus for incorporating a multiplier into an FPGA
US5338983A (en) Application specific exclusive of based logic module architecture for FPGAs
US7224182B1 (en) Hybrid configurable circuit for a configurable IC
US7202698B1 (en) Integrated circuit having a programmable input structure with bounce capability
US5300830A (en) Programmable logic device macrocell with an exclusive feedback and exclusive external input lines for registered and combinatorial modes using a dedicated product term for control
USRE35977E (en) Look up table implementation of fast carry arithmetic and exclusive-or operations
US5481486A (en) Look up table implementation of fast carry arithmetic and exclusive-OR operations
US5883526A (en) Hierarchical interconnect for programmable logic devices
US5646544A (en) System and method for dynamically reconfiguring a programmable gate array
US5469003A (en) Hierarchically connectable configurable cellular array
US5220214A (en) Registered logic macrocell with product term allocation and adjacent product term stealing
US20070241773A1 (en) Hybrid logic/interconnect circuit in a configurable ic
US7218139B1 (en) Programmable integrated circuit providing efficient implementations of arithmetic functions
US6417694B1 (en) Programmable logic device with hierarchical interconnection resources
US7218143B1 (en) Integrated circuit having fast interconnect paths between memory elements and carry logic
US5742180A (en) Dynamically programmable gate array with multiple contexts

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADAPTIVE SILICON, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RUPP, CHARLE R.;REEL/FRAME:010611/0139

Effective date: 20000223

AS Assignment

Owner name: CMA BUSINESS CREDIT SERVICES, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADAPTIVE SILICON, INC.;REEL/FRAME:013256/0496

Effective date: 20020415

Owner name: STRETCH, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CMA BUSINESS CREDIT SERVICES;REEL/FRAME:013256/0312

Effective date: 20020415

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:STRETCH, INC.;REEL/FRAME:025413/0831

Effective date: 20101122

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: MMV FINANCE INC., CANADA

Free format text: SECURITY AGREEMENT;ASSIGNOR:STRETCH, INC.;REEL/FRAME:029591/0364

Effective date: 20101122

AS Assignment

Owner name: STRETCH, INC., CALIFORNIA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MMV CAPITAL PARTNERS INC., AS ASSIGNEE OF MMV FINANCE INC.;REEL/FRAME:032037/0551

Effective date: 20140114

Owner name: STRETCH, INC., CALIFORNIA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:032037/0527

Effective date: 20140114

AS Assignment

Owner name: EXAR CORPORATION, CALIFORNIA

Free format text: ACQUISITION;ASSIGNOR:STRETCH, INC.;REEL/FRAME:032288/0702

Effective date: 20140114

AS Assignment

Owner name: STIFEL FINANCIAL CORP., MISSOURI

Free format text: SECURITY INTEREST;ASSIGNORS:EXAR CORPORATION;CADEKA MICROCIRCUITS, LLC;REEL/FRAME:033062/0123

Effective date: 20140527

AS Assignment

Owner name: CADEKA MICROCIRCUITS, LLC, COLORADO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:STIFEL FINANCIAL CORP.;REEL/FRAME:035168/0384

Effective date: 20150309

Owner name: EXAR CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:STIFEL FINANCIAL CORP.;REEL/FRAME:035168/0384

Effective date: 20150309

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: XILINX, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EXAR CORPORATION;REEL/FRAME:036416/0211

Effective date: 20150626