New! View global litigation for patent families

US6531731B2 - Integration of two memory types on the same integrated circuit - Google Patents

Integration of two memory types on the same integrated circuit Download PDF

Info

Publication number
US6531731B2
US6531731B2 US09881332 US88133201A US6531731B2 US 6531731 B2 US6531731 B2 US 6531731B2 US 09881332 US09881332 US 09881332 US 88133201 A US88133201 A US 88133201A US 6531731 B2 US6531731 B2 US 6531731B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
dielectric
memory
region
nanocrystals
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US09881332
Other versions
US20020190343A1 (en )
Inventor
Robert E. Jones, Jr.
Bruce E. White, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/112Read-only memory structures [ROM] and multistep manufacturing processes therefor
    • H01L27/115Electrically programmable read-only memories; Multistep manufacturing processes therefor
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/28273Making conductor-insulator-conductor-insulator-semiconductor electrodes
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/112Read-only memory structures [ROM] and multistep manufacturing processes therefor
    • H01L27/115Electrically programmable read-only memories; Multistep manufacturing processes therefor
    • H01L27/11517Electrically programmable read-only memories; Multistep manufacturing processes therefor with floating gate
    • H01L27/11521Electrically programmable read-only memories; Multistep manufacturing processes therefor with floating gate characterised by the memory core region
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation
    • H01L29/7883Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2216/00Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/02Structural aspects of erasable programmable read-only memories
    • G11C2216/06Floating gate cells in which the floating gate consists of multiple isolated silicon islands, e.g. nanocrystals
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/981Utilizing varying dielectric thickness

Abstract

Both a non-volatile memory (NVM) and a dynamic nanocrystal memory (DNM) are integrated on a semiconductor substrate. Control gates and control dielectrics with embedded nanocrystals or discrete storage elements are formed over differing thicknesses of tunnel dielectrics to form the two memories. Source and drain regions are formed within the semiconductor substrate adjacent to the tunnel dielectrics. Various methods can be used to form a thin tunnel oxide and a thick tunnel oxide by adding minimum processing steps.

Description

FIELD OF THE INVENTION

This invention relates to memories and more particularly to integrated circuits utilizing two different kinds of memories.

RELATED ART

Many integrated circuits have the capability of performing a variety of different functions to achieve a particular objective. Common in this regard is a microcomputer having memory on board. In this regard it is often desirable for there to be memory which is nonvolatile so that when the power is turned off, some of the aspects that have been programmed are still present when the power is applied again. This is common in a variety of applications including portable and automotive applications. In addition to this desire for nonvolatile memory is the desire for high speed memory. Generally, these two requirements are in conflict in that the memory types that are most practical for this purpose are made differently. There is the nonvolatile memory (NVM) that has the capability of retaining the content that was programmed into the memory for long periods of time; for example 10 years. NVMs, however, are relatively slow in terms of their ability to be written. Other kinds of memory which are relatively fast, such as DRAMS, are not nonvolatile. DRAMS are advantageous because of their small size. SRAMS are desirable for certain specific applications because they are very fast but they occupy large amounts of space on the integrated circuit. For functionality it would be desirable to have DRAM and NVM on the same device. There may be SRAM as well for the specific applications that require the very highest speed. One of the difficulties in having DRAMS and nonvolatile memories on the same integrated circuit is that the processing required for the DRAMS is very different from that of nonvolatile memories. DRAMS include, as a primary component, a capacitor. This capacitor requires unique processing that is different from anything that is involved with the NVM. The result has been that it has been very uneconomical to have both DRAM and NVM on the same device.

The reason that this has been uneconomical is that there are many masking steps that are added by adding the DRAM capability to the NVM process. In addition to requiring both the processes for nonvolatile memory and DRAM, processes for logic devices also are required. The processing for the DRAM and the nonvolatile memory both add significant masking steps to the standard logic process. Nearly all of the added steps for NVM are different than those added for DRAM. So the combination of DRAM and nonvolatile memory added so many additional steps that the cost of processing and the difficulty of maintaining high yield made it uneconomical.

Thus it is seen there is a need for reducing the cost in having nonvolatile memory and high speed, high density memory in the same integrated circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not by limitation in the accompanying figures, in which like references indicate similar elements, and in which:

FIGS. 1-9 show sequential cross sections of an integrated circuit according to a preferred embodiment of the invention.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.

DESCRIPTION OF THE INVENTION

The ability to have high density, high speed.memory and nonvolatile memory (NVM) on the same integrated circuit is achieved by utilizing the characteristic of a certain type of nonvolatile memory structure that can be made to operate much like a DRAM. This is used in combination with a NVM, which has normal NVM operating and retention characteristics, with minimal changes in the processing required to achieve both types of memories. Thus, the additional amount of processing required to achieve both types is very small. The high speed, high density memory uses a very reduced tunnel dielectric thickness between the substrate and the storage elements. The storage elements are nanocrystals which in combination with the very thin tunnel dielectric result in high speed operation.

Shown in FIG. 1 is an integrated circuit 10 having a nonvolatile memory (NVM) region 12 and a dynamic nanocrystal memory (DNM) region 14. Integrated circuit 10 comprises a substrate 16 and at this stage in processing a dielectric 18. Dielectric 18 is preferably silicon oxide of a thickness of about 30-35 angstroms. This is a grown oxide of very high quality. Substrate 16 is preferably silicon but could be another semiconductor material. Also, underlying substrate 16 could be an insulating layer that is commonly used in the substrates known as silicon on insulator (SOI). Dielectric 18 may be other materials as well and may be selected from one of the high-k dielectrics such as hafnium oxide. The dielectric 18 is a material chosen for low leakage between a collection of nanocrystals, which operate as charge storage elements over the dielectric, and substrate 16.

Shown in FIG. 2 is a patterned photoresist layer 20 over NVM region 12. With patterned photoresist 20 present over NVM region 12 but not present over DNM region 14, the portion of dielectric 18 over DNM region 14 is removed. Photoresist 20 is removed and a dielectric layer is grown in DNM region 14 to form dielectric 22. Dielectric 22 is chosen to be a thickness and material that provides for high speed of transfer of charge to and from storage elements present on top of it. Dielectric 22 is preferably a grown oxide of a thickness of approximately 15 angstroms. This material, however, could be another material chosen for the desired characteristic of high speed of charge transfer. In the case of dielectric 22 being grown oxide, dielectric layer 18 is also increased in thickness so that its thickness is about 35-40 angstroms. The growth rate for dielectric 22 is faster than it is for the additional thickening of dielectric 18 because dielectric 18 already had a thickness that the reacting material must travel through. In the case where dielectric 22 is different than dielectric 18, then dielectric 18 would be grown to its full thickness prior to performing patterned photoresist 20. Then dielectric 22 would be formed without adding to dielectric 18. As another alternative, dielectric 18 could be a composite of the initially formed material on which is added the material formed during the formation of dielectric 22.

There are other alternatives to achieving the relative thicknesses of dielectrics 18 and 22. The thinner dielectric 22 can be achieved by implanting nitrogen into region 14 but not region 12 prior to growth of oxide so that dielectric 22 grows more slowly than dielectric 18. The result is that dielectric 22 is thinner than dielectric 18. Similarly, fluorine can be implanted into region 12 but not region 14 prior to growth of oxide so that dielectric 18 grows faster than dielectric 22. The result then is also that dielectric 22 is thinner than dielectric 18.

Shown in FIG. 4 is integrated circuit 10 after formation of nanocrystals 24 over dielectrics 18 and 22. Nanocrystals 24 are about 50 angstroms in height and shaped as hemispheres. They are preferably formed of monocrystalline silicon. In this case these nanocrystals are not shown to scale in the vertical dimension. In actuality the thickness of dielectric 18 is roughly the same as the height of the nanocrystals 24. However, in the horizontal dimension, in order to be able to ultimately show a transistor with multiple nanocrystals the dimensions have been intentionally reduced in the drawing.

After formation of nanocrystals 24, a dielectric 26 is formed over nanocrystals 24 as shown in FIG. 5. Also, a gate conductor 28 is formed over dielectric 26. The thickness of gate electrode 28 is not drawn to scale. Its thickness is on the order of 1500 angstroms. The thickness of dielectric 26 is approximately 100 angstroms. Dielectric 26 is preferably a composite layer of oxide, nitride and oxide (ONO). Other alternatives could also be used. The desire is for it to be a very low leakage, high quality film with a sufficiently high degree of coupling between conductor 28 and substrate 16. Dielectric 26, however, is not intended to pass charge.

Conductor 28, dielectric 26 and dielectrics 18 and 22 as well as nanocrystals 24 are etched to form gate structures 30 and 32. Gate structure 30 comprises a tunnel dielectric 19 formed of a portion of dielectric 18, nanocrystals 24 above tunnel dielectric 19, a control dielectric 27 formed of a portion of dielectric 26, and a control gate 31 formed of a portion of conductor 28. Similarly, gate structure 32 comprises a tunnel dielectric 23 formed of a portion of dielectric 22, nanocrystals 24 above tunnel dielectric 23, a control dielectric 29 formed of a portion of dielectric 26, and a control gate 33 formed of a portion of conductor 28. This etch process begins by etching conductor 28 down to dielectric 26. After this there are several available techniques for removing the remainder of dielectric 26, nanocrystals 24, dielectric 18 and dielectric 22 according to the desired gate pattern. One way is to etch nearly all of dielectric 26 to at least expose nanocrystals 24, then etch nanocrystals 24, and then complete the etch of dielectric 18 and 22. Another alternative is to etch dielectric 26 to the point where the nanocrystals are at least partially exposed, then oxidizing the nanocrystals. After the nanocrystals are oxidized, the etch is resumed using etching materials that are effective in removing dielectric 18 as well as removing oxidized nanocrystals. In the preferred case dielectric 18 and dielectric 22 are both oxide so the etchant will be very effective in both etching oxidized nanocrystals and the dielectric 18. The etching materials are highly selective between oxide and silicon. The drawing may make it appear that it is difficult to achieve such precision in the depth of the etch, but in actuality, because the drawing is not to scale, the nanocrystals are much higher than would appear in FIG. 6. Thus, it does not require a precision etch depth to expose the nanocrystals.

Shown in FIG. 7 is a formation of source/drain extensions. Source/drain extensions 34 and 36 are implanted using gate structure 30 as a mask. Similarly, source/drain extensions 38 and 40 are formed using gate structure 32 as a mask. In this example, NVM region 12 and DNM region 14 are doped and implanted during the same step. They could be implanted in different steps which would require an additional masking step. So in the case where they are implanted together, regions 34-40 would be the same conductivity type. Typically, this would be N-type, but could be P type. In an alternative embodiment, NVM region 12 could be N-channel and DNM region 14 could be P-channel. In such case, regions 34 and 36 would be N-type and regions 38 and 40 would be P-type. Regions 38 and 40 would be implanted at a different time than regions 34 and 36. Similarly, as another alternative, NVM region 12 could be P-channel and DNM region 14 could be N-channel. In each case, the doping of regions 34-40 is a relatively light doping.

Subsequently as shown in FIG. 8, sidewall spacers 42 and 44 are formed around gate structure 30, and sidewall regions 46 and 48 are formed around gate structure 32. Sidewall spacers 42-48 are used as masks for the relatively heavy subsequent implanting of source/drain regions 50-56. Again, in one embodiment where regions 3440 are the same conductivity type, regions the implant using sidewall spacers 4248 as a mask occurs at the same time. This results in the formation of regions 50, 52, 54 and 56 in substrate 16. Regions 50, 52, 54 and 56 are of a relatively heavier doping level than regions 34, 36, 38 and 40. If the transistors in DNM region 14 are to be of a different type than the transistors in NVM region 12, then regions 54 and 56 would be formed at a different time than regions 50 and 52. Region 12 would be masked off during the implanting of region 14. Similarly, during the implanting of region 12, region 14 would be masked off.

After implanting regions 50-56, there will be substantial additional processing including annealing to activate the implanted dopants in regions 34-40 and 50-56. The resulting structure of a transistor, which is a non-volatile memory cell, in region 12 and a transistor, which is a dynamic nanocrystal memory cell, in region 14 are shown in FIG. 9. This shows the diffusion of regions 34-40 into areas under gate structure 30 and gate structure 32. Control gates 31 and 33 are the same thickness. The drawings show them as being a different thickness but the purpose of the drawing is to show that the ultimate height is virtually identical between the two transistor gate structures and to show the relative dielectric thicknesses that underlie the gate conductors 31 and 33. As another example of the drawings not being to scale, the thickness of tunnel dielectric 23 in relation to the source/drain separation is greatly exaggerated in the drawings but is not unusual for drawings depicting transistors in cross section.

This process described in FIGS. 1-9 is a very efficient process for making both NVMs using nanocrystals and a memory that is high speed and high density. This is achieved using only one additional mask to that required for making the NVM. With the relatively thin tunnel dielectric for the DNM, the write speeds are comparable to those of a DRAM. With the very thin tunnel dielectric, leakage is relatively high so that a DNM is not considered useful as a nonvolatile memory. However, its leakage rate is much lower than that of a DRAM. Thus, the DNM does require refresh but not nearly at the frequency of a DRAM. A DRAM, for example, will lose its charge in the order of milliseconds if it is not refreshed, whereas the DNM will take on the order of hours or even days to lose its charge. The DNM is actually a higher density than that of a DRAM. The DRAM requires a transistor and a capacitor, whereas the DNM provides storage capability in a single transistor stack. The desired result of having both nonvolatile memory and high speed, high density memory on only a single integrated circuit is thus achieved with minimal, if any, additional cost over having just one of nonvolatile memory or high speed, high density memory.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

Claims (13)

What is claimed is:
1. A semiconductor device comprising:
a first memory transistor comprising:
a first dielectric; and
a first plurality of discrete storage elements; and
a second memory transistor comprising:
a second dielectric, which is thicker than the first dielectric; and
a second plurality of discrete storage elements.
2. The semiconductor device of claim 1, wherein the first dielectric and the second dielectric are tunnel dielectrics.
3. The semiconductor device of claim 1, wherein the first dielectric is less than approximately 35 Angstroms.
4. The semiconductor device of claim 3, wherein the first dielectric is less than approximately 20 Angstroms.
5. The semiconductor device of claim 1, wherein the second dielectric is greater than approximately 35 Angstroms.
6. The semiconductor device of claim 1, wherein the second memory transistor is characterized as a non-volatile memory transistor.
7. The semiconductor device of claim 1, wherein the first memory transistor is characterized as a dynamic nanocrystal memory.
8. The semiconductor device of claim 1, wherein the first and second plurality of discrete storage elements are nanocrystals.
9. The semiconductor device of claim 8, wherein the nanocrystals comprise an element selected from the group consisting of: silicon and germanium.
10. The semiconductor device of claim 1, wherein:
the first memory transistor further comprises:
a first control dielectric;
a first control gate;
a first source region; and
a first drain region; and
the second memory transistor further comprises:
a second control dielectric;
a second control gate;
a second source region; and
a second drain region.
11. A semiconductor device comprising:
a semiconductor substrate with a first portion and a second portion;
a first dielectric layer over the first portion of the semiconductor substrate;
a first plurality of nanocrystals over the first dielectric layer and within a second dielectric layer, wherein the second dielectric layer is thicker than the first dielectric layer;
a first electrode over the second dielectric layer;
a third dielectric layer over the second portion of the semiconductor substrate, wherein the third dielectric layer is thicker than the first dielectric layer and thinner than the second dielectric layer;
a second plurality of nanocrystals over the third dielectric layer and within a fourth dielectric layer, wherein the fourth dielectric layer is thicker than the first dielectric layer and the third dielectric layer.
12. The semiconductor device of claim 11, wherein the second dielectric layer and the fourth dielectric layer are approximately equal.
13. The semiconductor device of claim 11, wherein the first dielectric layer is less than approximately 35 Angstroms and the third dielectric layer is greater than approximately 35 Angstroms.
US09881332 2001-06-15 2001-06-15 Integration of two memory types on the same integrated circuit Active US6531731B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09881332 US6531731B2 (en) 2001-06-15 2001-06-15 Integration of two memory types on the same integrated circuit

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US09881332 US6531731B2 (en) 2001-06-15 2001-06-15 Integration of two memory types on the same integrated circuit
JP2003506010A JP2005520318A (en) 2001-06-15 2002-05-07 Integration of the two memory types to the same integrated circuit
CN 02810199 CN100362663C (en) 2001-06-15 2002-05-07 Integration of two memory types
EP20020729146 EP1402577A2 (en) 2001-06-15 2002-05-07 Integration of two memory types
KR20037016432A KR20040007728A (en) 2001-06-15 2002-05-07 Integration of two memory types on the same integrated circuit
PCT/US2002/014440 WO2002103800A3 (en) 2001-06-15 2002-05-07 Integration of two memory types
US10348267 US6790727B2 (en) 2001-06-15 2003-01-21 Integration of two memory types on the same integrated circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10348267 Division US6790727B2 (en) 2001-06-15 2003-01-21 Integration of two memory types on the same integrated circuit

Publications (2)

Publication Number Publication Date
US20020190343A1 true US20020190343A1 (en) 2002-12-19
US6531731B2 true US6531731B2 (en) 2003-03-11

Family

ID=25378257

Family Applications (2)

Application Number Title Priority Date Filing Date
US09881332 Active US6531731B2 (en) 2001-06-15 2001-06-15 Integration of two memory types on the same integrated circuit
US10348267 Active 2021-06-23 US6790727B2 (en) 2001-06-15 2003-01-21 Integration of two memory types on the same integrated circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10348267 Active 2021-06-23 US6790727B2 (en) 2001-06-15 2003-01-21 Integration of two memory types on the same integrated circuit

Country Status (6)

Country Link
US (2) US6531731B2 (en)
EP (1) EP1402577A2 (en)
JP (1) JP2005520318A (en)
KR (1) KR20040007728A (en)
CN (1) CN100362663C (en)
WO (1) WO2002103800A3 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030235064A1 (en) * 2002-06-21 2003-12-25 Shubneesh Batra Method of forming a non-volatile electron storage memory and the resulting device
US20040084706A1 (en) * 2002-10-30 2004-05-06 Renesas Technology Corp. Non-volatile semiconductor memory
US20050191808A1 (en) * 2004-02-26 2005-09-01 Steimle Robert F. Method for removing nanoclusters from selected regions
US20060001053A1 (en) * 2003-06-06 2006-01-05 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US20060006454A1 (en) * 2004-07-01 2006-01-12 Chih-Hsin Wang Electrically alterable memory cell
US20060044870A1 (en) * 2004-08-27 2006-03-02 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20070004146A1 (en) * 2005-07-01 2007-01-04 Freescale Semiconductor, Inc. Semiconductor fabrication process for integrating formation of embedded nonvolatile storage device with formation of multiple transistor device types
US20070008778A1 (en) * 2003-06-06 2007-01-11 Chih-Hsin Wang Methods for operating semiconductor device and semiconductor memory device
US20070085130A1 (en) * 2005-10-19 2007-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Tungsten-containing nanocrystal, an array thereof, a memory comprising such an array, and methods of making and operating the foregoing
US20070120186A1 (en) * 2005-11-29 2007-05-31 Synopsys, Inc. Engineered barrier layer and gate gap for transistors with negative differential resistance
US20070128846A1 (en) * 2005-12-01 2007-06-07 Sam-Jong Choi Integrated circuit device gate structures and methods of forming the same
CN1324711C (en) * 2003-08-11 2007-07-04 因芬尼昂技术股份公司 Memory unit with nano crystal and nano point
US20070232041A1 (en) * 2006-04-04 2007-10-04 Sam-Jong Choi Integrated circuit device gate structures having charge storing nano crystals in a metal oxide dielectric layer and methods of forming the same
US20080020525A1 (en) * 2006-07-24 2008-01-24 Macronix International Co., Ltd. Method for fabricating semiconductor device
US20080061321A1 (en) * 2005-06-28 2008-03-13 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US20080203464A1 (en) * 2004-07-01 2008-08-28 Chih-Hsin Wang Electrically alterable non-volatile memory and array
US20090194803A1 (en) * 2004-05-28 2009-08-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7719050B1 (en) 2005-06-28 2010-05-18 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US8072023B1 (en) 2007-11-12 2011-12-06 Marvell International Ltd. Isolation for non-volatile memory cell array
US8120088B1 (en) 2007-12-07 2012-02-21 Marvell International Ltd. Non-volatile memory cell and array
US20160190349A1 (en) * 2014-12-26 2016-06-30 Taiwan Semiconductor Manufacturing Co., Ltd. e-Flash Si Dot Nitrogen Passivation for Trap Reduction

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4257055B2 (en) * 2001-11-15 2009-04-22 株式会社ルネサステクノロジ The method of manufacturing a semiconductor integrated circuit device
USRE44156E1 (en) * 2003-05-12 2013-04-16 United Microelectronics Corp. Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage
US6900097B2 (en) * 2003-05-12 2005-05-31 United Microelectronics Corp. Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage
DE10326805B4 (en) * 2003-06-13 2007-02-15 Infineon Technologies Ag Preparation process for non-volatile memory cells
US20050112820A1 (en) * 2003-11-25 2005-05-26 Jason Chen Method for fabricating flash memory device and structure thereof
KR100526480B1 (en) * 2003-12-31 2005-11-08 동부아남반도체 주식회사 Method for fabricating non-volatile memory using quantum dot
JP4942950B2 (en) * 2004-05-28 2012-05-30 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
US7160775B2 (en) * 2004-08-06 2007-01-09 Freescale Semiconductor, Inc. Method of discharging a semiconductor device
US7183180B2 (en) * 2004-10-13 2007-02-27 Atmel Corporation Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device
KR20060095819A (en) * 2005-02-28 2006-09-04 삼성전자주식회사 Semiconductor memory device using metal nitride as trap site and method of manufacturing the same
US7173304B2 (en) * 2005-06-06 2007-02-06 Micron Technology, Inc. Method of manufacturing devices comprising conductive nano-dots, and devices comprising same
US7341914B2 (en) * 2006-03-15 2008-03-11 Freescale Semiconductor, Inc. Method for forming a non-volatile memory and a peripheral device on a semiconductor substrate
US7427549B2 (en) 2006-03-31 2008-09-23 Freescale Semiconductor, Inc. Method of separating a structure in a semiconductor device
US7517747B2 (en) * 2006-09-08 2009-04-14 Freescale Semiconductor, Inc. Nanocrystal non-volatile memory cell and method therefor
US20080121967A1 (en) * 2006-09-08 2008-05-29 Ramachandran Muralidhar Nanocrystal non-volatile memory cell and method therefor
CN100483744C (en) 2007-03-23 2009-04-29 南京大学 Non-volatile floating-gate memory based on two-layer nano silicon structure and its preparing method
US7846793B2 (en) * 2007-10-03 2010-12-07 Applied Materials, Inc. Plasma surface treatment for SI and metal nanocrystal nucleation
CN102509732B (en) * 2011-12-29 2014-06-25 中国科学院上海微系统与信息技术研究所 Low-power-consumption embedded phase-change memory used in microcontroller, phase-change storing material thereof, and preparation method thereof
US8679912B2 (en) * 2012-01-31 2014-03-25 Freescale Semiconductor, Inc. Semiconductor device having different non-volatile memories having nanocrystals of differing densities and method therefor
US9159406B2 (en) * 2012-11-02 2015-10-13 Sandisk Technologies Inc. Single-level cell endurance improvement with pre-defined blocks
US8896067B2 (en) * 2013-01-08 2014-11-25 International Business Machines Corporation Method of forming finFET of variable channel width

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2054956A (en) * 1979-07-07 1981-02-18 Itt Insulated gate field-effect transistor
US5698879A (en) * 1994-08-19 1997-12-16 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US5793081A (en) * 1994-03-25 1998-08-11 Nippon Steel Corporation Nonvolatile semiconductor storage device and method of manufacturing
US5894146A (en) * 1995-02-28 1999-04-13 Sgs-Thomson Microelectronics, S.R.L. EEPROM memory cells matrix with double polysilicon level and relating manufacturing process
US6235586B1 (en) * 1999-07-13 2001-05-22 Advanced Micro Devices, Inc. Thin floating gate and conductive select gate in situ doped amorphous silicon material for NAND type flash memory device applications
US6265739B1 (en) * 1997-07-10 2001-07-24 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory device and its manufacturing method
US6300193B1 (en) * 1997-01-29 2001-10-09 Micron Technology, Inc. Flash memory with nanocrystalline silicon film floating gate
US6316317B1 (en) * 1999-03-15 2001-11-13 Nec Corporation Nonvolatile semiconductor memory device including two-transistor type memory cells and its manufacturing method
US6320784B1 (en) * 2000-03-14 2001-11-20 Motorola, Inc. Memory cell and method for programming thereof
US6351411B2 (en) * 1997-11-13 2002-02-26 Micron Technology, Inc. Memory using insulator traps
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5330920A (en) * 1993-06-15 1994-07-19 Digital Equipment Corporation Method of controlling gate oxide thickness in the fabrication of semiconductor devices
KR0136935B1 (en) * 1994-04-21 1998-04-24 문정환 Method of manufacturing memory device
US5714766A (en) * 1995-09-29 1998-02-03 International Business Machines Corporation Nano-structure memory device
JPH1092957A (en) * 1996-09-19 1998-04-10 Toshiba Corp Manufacture of semiconductor device
US6060743A (en) * 1997-05-21 2000-05-09 Kabushiki Kaisha Toshiba Semiconductor memory device having multilayer group IV nanocrystal quantum dot floating gate and method of manufacturing the same
US6146948A (en) * 1997-06-03 2000-11-14 Motorola Inc. Method for manufacturing a thin oxide for use in semiconductor integrated circuits
JP3495889B2 (en) * 1997-10-03 2004-02-09 シャープ株式会社 Semiconductor memory device
US6083791A (en) * 1997-12-15 2000-07-04 National Semiconductor Corporation Self-aligned stacked gate etch process for fabricating a two-transistor EEPROM cell
GB2337158B (en) * 1998-02-07 2003-04-02 United Semiconductor Corp Method of fabricating dual voltage mos transistors
KR100350055B1 (en) * 1999-12-24 2002-08-24 삼성전자 주식회사 Semiconductor device having multi-gate dielectric layers and method of fabricating the same
JP2001237324A (en) * 2000-02-22 2001-08-31 Nec Corp Method of manufacturing semiconductor device

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2054956A (en) * 1979-07-07 1981-02-18 Itt Insulated gate field-effect transistor
US5793081A (en) * 1994-03-25 1998-08-11 Nippon Steel Corporation Nonvolatile semiconductor storage device and method of manufacturing
US5698879A (en) * 1994-08-19 1997-12-16 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US5894146A (en) * 1995-02-28 1999-04-13 Sgs-Thomson Microelectronics, S.R.L. EEPROM memory cells matrix with double polysilicon level and relating manufacturing process
US6300193B1 (en) * 1997-01-29 2001-10-09 Micron Technology, Inc. Flash memory with nanocrystalline silicon film floating gate
US6265739B1 (en) * 1997-07-10 2001-07-24 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory device and its manufacturing method
US6351411B2 (en) * 1997-11-13 2002-02-26 Micron Technology, Inc. Memory using insulator traps
US6316317B1 (en) * 1999-03-15 2001-11-13 Nec Corporation Nonvolatile semiconductor memory device including two-transistor type memory cells and its manufacturing method
US6235586B1 (en) * 1999-07-13 2001-05-22 Advanced Micro Devices, Inc. Thin floating gate and conductive select gate in situ doped amorphous silicon material for NAND type flash memory device applications
US6320784B1 (en) * 2000-03-14 2001-11-20 Motorola, Inc. Memory cell and method for programming thereof
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Tiwari et al., "Technology and Power-Speed Trade-offs in Quantum-dot and Nano-crystal Memory Devices," Symposium on VLSI Techology Digest of Technical Papers, pp. 133-134 (1997).

Cited By (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7005697B2 (en) * 2002-06-21 2006-02-28 Micron Technology, Inc. Method of forming a non-volatile electron storage memory and the resulting device
US8541821B2 (en) 2002-06-21 2013-09-24 Micron Technology, Inc. Method of forming a non-volatile electron storage memory and the resulting device
US20060081911A1 (en) * 2002-06-21 2006-04-20 Micron Technology, Inc. Method of forming a non-volatile electron storage memory and the resulting device
US20030235064A1 (en) * 2002-06-21 2003-12-25 Shubneesh Batra Method of forming a non-volatile electron storage memory and the resulting device
US20040084706A1 (en) * 2002-10-30 2004-05-06 Renesas Technology Corp. Non-volatile semiconductor memory
US7045854B2 (en) * 2002-10-30 2006-05-16 Hitachi, Ltd. Non-volatile semiconductor memory
US20070008778A1 (en) * 2003-06-06 2007-01-11 Chih-Hsin Wang Methods for operating semiconductor device and semiconductor memory device
US20060001053A1 (en) * 2003-06-06 2006-01-05 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US20070281426A1 (en) * 2003-06-06 2007-12-06 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US20070281425A1 (en) * 2003-06-06 2007-12-06 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US7550800B2 (en) 2003-06-06 2009-06-23 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US7613041B2 (en) 2003-06-06 2009-11-03 Chih-Hsin Wang Methods for operating semiconductor device and semiconductor memory device
US7741177B2 (en) 2003-06-06 2010-06-22 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US7745286B2 (en) 2003-06-06 2010-06-29 Chih-Hsin Wang Methods of forming semiconductor devices
CN1324711C (en) * 2003-08-11 2007-07-04 因芬尼昂技术股份公司 Memory unit with nano crystal and nano point
US6964902B2 (en) * 2004-02-26 2005-11-15 Freescale Semiconductor, Inc. Method for removing nanoclusters from selected regions
US20050191808A1 (en) * 2004-02-26 2005-09-01 Steimle Robert F. Method for removing nanoclusters from selected regions
US20090194803A1 (en) * 2004-05-28 2009-08-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7868328B2 (en) 2004-05-28 2011-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having antenna over thin film integrated circuit
US7759719B2 (en) 2004-07-01 2010-07-20 Chih-Hsin Wang Electrically alterable memory cell
US20060006454A1 (en) * 2004-07-01 2006-01-12 Chih-Hsin Wang Electrically alterable memory cell
US20080203464A1 (en) * 2004-07-01 2008-08-28 Chih-Hsin Wang Electrically alterable non-volatile memory and array
US7459740B2 (en) 2004-08-27 2008-12-02 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7158410B2 (en) * 2004-08-27 2007-01-02 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060176726A1 (en) * 2004-08-27 2006-08-10 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060152963A1 (en) * 2004-08-27 2006-07-13 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060152962A1 (en) * 2004-08-27 2006-07-13 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060145246A1 (en) * 2004-08-27 2006-07-06 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060146605A1 (en) * 2004-08-27 2006-07-06 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7349252B2 (en) 2004-08-27 2008-03-25 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060146594A1 (en) * 2004-08-27 2006-07-06 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7379336B2 (en) 2004-08-27 2008-05-27 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7403419B2 (en) 2004-08-27 2008-07-22 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7403416B2 (en) 2004-08-27 2008-07-22 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7417893B2 (en) 2004-08-27 2008-08-26 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060146606A1 (en) * 2004-08-27 2006-07-06 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7457159B2 (en) 2004-08-27 2008-11-25 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US20060044870A1 (en) * 2004-08-27 2006-03-02 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US7719050B1 (en) 2005-06-28 2010-05-18 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US7547601B2 (en) 2005-06-28 2009-06-16 Marvell World Trade Ltd. Low power electrically alterable nonvolatile memory cells and arrays
US20080061321A1 (en) * 2005-06-28 2008-03-13 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US7364969B2 (en) * 2005-07-01 2008-04-29 Freescale Semiconductor, Inc. Semiconductor fabrication process for integrating formation of embedded nonvolatile storage device with formation of multiple transistor device types
US20070004146A1 (en) * 2005-07-01 2007-01-04 Freescale Semiconductor, Inc. Semiconductor fabrication process for integrating formation of embedded nonvolatile storage device with formation of multiple transistor device types
US20070085130A1 (en) * 2005-10-19 2007-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Tungsten-containing nanocrystal, an array thereof, a memory comprising such an array, and methods of making and operating the foregoing
US20070120186A1 (en) * 2005-11-29 2007-05-31 Synopsys, Inc. Engineered barrier layer and gate gap for transistors with negative differential resistance
US20090236655A1 (en) * 2005-12-01 2009-09-24 Sam-Jong Choi Integrated circuit device gate structures
US7550347B2 (en) 2005-12-01 2009-06-23 Samsung Electronics Co., Ltd. Methods of forming integrated circuit device gate structures
US7964907B2 (en) 2005-12-01 2011-06-21 Samsung Electronics Co., Ltd. Integrated circuit device gate structures
US20070128846A1 (en) * 2005-12-01 2007-06-07 Sam-Jong Choi Integrated circuit device gate structures and methods of forming the same
US20070232041A1 (en) * 2006-04-04 2007-10-04 Sam-Jong Choi Integrated circuit device gate structures having charge storing nano crystals in a metal oxide dielectric layer and methods of forming the same
US20080020525A1 (en) * 2006-07-24 2008-01-24 Macronix International Co., Ltd. Method for fabricating semiconductor device
US8927370B2 (en) * 2006-07-24 2015-01-06 Macronix International Co., Ltd. Method for fabricating memory
US8072023B1 (en) 2007-11-12 2011-12-06 Marvell International Ltd. Isolation for non-volatile memory cell array
US8120088B1 (en) 2007-12-07 2012-02-21 Marvell International Ltd. Non-volatile memory cell and array
US20160190349A1 (en) * 2014-12-26 2016-06-30 Taiwan Semiconductor Manufacturing Co., Ltd. e-Flash Si Dot Nitrogen Passivation for Trap Reduction
US9929007B2 (en) * 2014-12-26 2018-03-27 Taiwan Semiconductor Manufacturing Co., Ltd. e-Flash Si dot nitrogen passivation for trap reduction

Also Published As

Publication number Publication date Type
EP1402577A2 (en) 2004-03-31 application
KR20040007728A (en) 2004-01-24 application
JP2005520318A (en) 2005-07-07 application
US20030132500A1 (en) 2003-07-17 application
WO2002103800A2 (en) 2002-12-27 application
US20020190343A1 (en) 2002-12-19 application
CN100362663C (en) 2008-01-16 grant
US6790727B2 (en) 2004-09-14 grant
CN1509501A (en) 2004-06-30 application
WO2002103800A3 (en) 2003-06-05 application

Similar Documents

Publication Publication Date Title
US4495219A (en) Process for producing dielectric layers for semiconductor devices
US5981332A (en) Reduced parasitic leakage in semiconductor devices
US4868619A (en) Single transistor electrically programmable memory device and method
US5942780A (en) Integrated circuit having, and process providing, different oxide layer thicknesses on a substrate
US5502321A (en) Flash memory having inclined channel
US6376286B1 (en) Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer
US6072209A (en) Four F2 folded bit line DRAM cell structure having buried bit and word lines
US6096598A (en) Method for forming pillar memory cells and device formed thereby
US5744374A (en) Device and manufacturing method for a ferroelectric memory
US4742492A (en) EEPROM memory cell having improved breakdown characteristics and driving circuitry therefor
US6204126B1 (en) Method to fabricate a new structure with multi-self-aligned for split-gate flash
US6529410B1 (en) NAND array structure and method with buried layer
US7696032B2 (en) Semiconductor device including a crystal semiconductor layer, its fabrication and its operation
US5886376A (en) EEPROM having coplanar on-insulator FET and control gate
US5479368A (en) Spacer flash cell device with vertically oriented floating gate
US4536944A (en) Method of making ROM/PLA semiconductor device by late stage personalization
US6881627B2 (en) Flash memory with ultra thin vertical body transistors
US5492850A (en) Method for fabricating a stacked capacitor cell in semiconductor memory device
US5446299A (en) Semiconductor random access memory cell on silicon-on-insulator with dual control gates
US6297103B1 (en) Structure and method for dual gate oxide thicknesses
US6566682B2 (en) Programmable memory address and decode circuits with ultra thin vertical body transistors
US20060145241A1 (en) Non-planar flash memory array with shielded floating gates on silicon mesas
US5470776A (en) Method for fabricating stacked dynamic random access memory cell
US5373170A (en) Semiconductor memory device having a compact symmetrical layout
US20010008808A1 (en) A Method Of Fabricating A DRAM Transistor With A Dual Gate Oxide Technique

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JONES ROBERT E., JR.;WHITE, BRUCE E., JR.;REEL/FRAME:011917/0791

Effective date: 20010614

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001

Effective date: 20160525

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180

Effective date: 20161107

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148

Effective date: 20161107

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536

Effective date: 20151207