US6531022B1 - Mounting method of semiconductor element - Google Patents

Mounting method of semiconductor element Download PDF

Info

Publication number
US6531022B1
US6531022B1 US09528116 US52811600A US6531022B1 US 6531022 B1 US6531022 B1 US 6531022B1 US 09528116 US09528116 US 09528116 US 52811600 A US52811600 A US 52811600A US 6531022 B1 US6531022 B1 US 6531022B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
semiconductor element
circuit board
hole
conductive paste
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09528116
Inventor
Norihito Tsukahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/741Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L24/743Apparatus for manufacturing layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • H05K1/112Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/113Via provided in pad; Pad over filled via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesive
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05022Disposition the internal layer being at least partially embedded in the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05026Disposition the internal layer being disposed in a recess of the surface
    • H01L2224/05027Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75251Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75252Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92122Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92222Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92225Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0364Conductor shape
    • H05K2201/0367Metallic bump or raised conductor not used as solder bump
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189Pressing leads, bumps or a die through an insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections or via connections
    • H05K3/4053Through-connections or via connections by thick-film techniques
    • H05K3/4069Through-connections or via connections by thick-film techniques for via connections in organic insulating substrates
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • Y10T156/1052Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1054Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing and simultaneously bonding [e.g., cut-seaming]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • Y10T156/1052Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1062Prior to assembly
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • Y10T156/1052Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1062Prior to assembly
    • Y10T156/107Punching and bonding pressure application by punch
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • Y10T156/1089Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/109Embedding of laminae within face of additional laminae
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor
    • Y10T156/1089Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/1092All laminae planar and face to face
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49165Manufacturing circuit on or in base by forming conductive walled aperture in base

Abstract

A mounting method of a semiconductor element capable of joining an electrode of a semiconductor element and a circuit board at high reliability. The method includes a step of forming an external electrode terminal by filling a hole formed in circuit board with a conductive paste, a step of positioning the external electrode terminal and a protruding bump formed on an electrode of a semiconductor, and a step of pressing the semiconductor element to contact between the conductive paste in the hole and the protruding bump thereby electrically connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board. An adhesive sheet of a thermosetting resin, a thermoplastic resin, or a mixed thermosetting and thermoplastic resin may be disposed on the circuit board where the bump breaks through the sheet to contact the paste.

Description

This application is a continuation of U.S. patent application Ser. No. 09/011,603, filed Feb. 6, 1998 now U.S. Pat. No. 6,051,093 which is a 371 of PCT/JP97/01971, filed Jun. 6, 1997.

TECHNICAL FIELD

The present invention relates to a mounting method of semiconductor element for mounting a flip chip type semiconductor element on a circuit board of semiconductor element at high reliability and high density.

BACKGROUND ART

Conventional mounting methods of semiconductor element are described below by referring to the drawings.

(Prior Art 1)

FIG. 16 is a sectional view of mounting a semiconductor element on a circuit board in prior art 1.

In FIG. 16, reference numeral 1 is a semiconductor element, an electrode 2 is formed on the semiconductor element 1, and a protruding bump (metal ball bump) 15 made of gold, copper, aluminum, solder or the like is formed on the electrode 2 by wire bonding method.

Reference numeral 4 is a circuit board made of an insulating substrate, and a copper foil 5 to be used as wiring is formed on this circuit board 4, and a copper-plated external electrode terminal 6 is formed on the circuit board 4. To conduct within the circuit board, a hole 8 formed in the circuit board 4 is filled with conductive paste 7.

Reference numeral 22 is a conductive paste (conductive adhesive) having conductive powder of silver, gold, nickel, carbon or the like dispersed uniformly on phenol or epoxy resin. The external electrode terminal 6 of the circuit board 4 and the electrode 2 of the semiconductor element 1 are electrically connected with each other through the protruding bump 15. The space between the circuit board 4 and semiconductor element 1 is filled with epoxy resin 20.

A mounting method of thus constituted semiconductor device is described below.

The conductive paste 22 is transferred on the protruding bump 15 formed on each electrode 2 of the semiconductor element 1 by transfer method, it is mounted so that the protruding bump 15 may coincide with the external electrode terminal 6 of the circuit board 4 to be mounted, and then it is heated to cure the conductive paste 22. In this way, the electrode 2 of the semiconductor element 1 and the external electrode terminal 6 of the circuit board 4 are electrically connected. After the connection, the space between the semiconductor element 1 and circuit board 4 is filled with the epoxy resin 20, and by making use of the shrinking force of its curing, continuous contact of the conductive powder of the conductive paste 22 is obtained, so that electrical and mechanical reliability is assured.

(Prior Art 2)

FIG. 17 is a sectional view of mounting a semiconductor element on a circuit board in prior art 2. Same parts as in the constitution in FIG. 16 are identified with same reference numerals and their explanation is omitted.

In FIG. 17, reference numeral 23 is a metal bump formed on an electrode 2 by electric plating method, and the metal bump 23 is, for example, plated with copper and further plated with gold 24. Reference numeral 25 is an external electrode terminal, and 16 is a passivation film for protecting the active surface of the semiconductor element 1.

A mounting method of thus constituted semiconductor device is described below.

The conductive paste 22 is transferred on the metal bump 23 formed on each electrode 2 of the semiconductor element 1 by transfer method, it is mounted so that the metal bump 23 may coincide with the external electrode terminal 25 of the circuit board 4 to be mounted, and then it is heated to cure the conductive paste 22. In this way, the electrode 2 of the semiconductor element 1 and the external electrode terminal 25 of the circuit board 4 are electrically connected. After the connection, the space between the semiconductor element 1 and circuit board 4 is filled with the epoxy resin 20, and by making use of the shrinking force of its curing, continuous contact of the conductive powder of the conductive paste 22 is obtained, so that electrical and mechanical reliability is assured.

(Prior Art 3)

FIG. 18 is a sectional view of mounting a semiconductor element on a circuit board in prior art 3. Same parts as in the constitution in FIG. 16 and FIG. 17 are identified with same reference numerals and their explanation is omitted.

In FIG. 18, reference numeral 3 is a protruding bump (protruding electrode) formed on an electrode 2 by plating method, and 26 is an insulating adhesive film, and conductive particles 27 of nickel, solder, carbon, or the like are uniformly dispersed in the insulating adhesive film 26.

A mounting method of thus constituted semiconductor device is described below.

The insulating adhesive film 26 is positioned between the semiconductor element 1 and external electrode terminal 25 of the circuit board 4, and heated and pressurized simultaneously. As a result, the adhesive film 26 is melted to flow into the space in the electrode 25, the conductive particles 27 are fixed and held by the protruding pump 3 and external electrode terminal 25, so that the protruding bump 3 and external electrode terminal 25 conduct. In the space, on the other hand, the conductive particles 27 remain dispersed in the adhesive, and the insulation is maintained. The adhesive film 26 is cured when cooled, and the semiconductor element 1 and circuit board 4 are fixed, and the connection reliability is assured.

In the mounting method of semiconductor element in prior art 1 (or prior art 2), however, as shown in FIG. 19, when transferring the conductive paste film 28 on the protruding bump 15 by transfer method and joining the bump 15 to the external electrode 6 of the circuit board 4, it is hard to control the amount of the conductive paste 22 to be transferred, and if the amount of the paste 22 is slightly excessive, a short circuit 30 may be formed in the electrode 2 by the conductive paste 22. Or if the circuit board 4 is slightly warped, the electrode 2 of the semiconductor element 1 and the external electrode terminal 6 of the circuit board 4 do not contact with each other through the conductive paste 22, and it is electrically open between the electrode 2 and external electrode terminal 6.

Further, as shown in FIG. 20, when filling the space between the semiconductor element 1 and circuit board 4 with epoxy resin 20, the epoxy resin 20 contained in a syringe 31 is injected from the periphery of the semiconductor element 1, and it takes more than 10 minutes to inject, and it was a bottleneck for shortening the cycle time of production line of semiconductor element 1.

In the mounting method of semiconductor element in prior art 3, since conduction is achieved by fixing and holding the conductive particles 27 between the electrode 2 of the semiconductor element 1 and electrode 25 of the circuit board 4, if the circuit board 4 is slightly warped or curved A as shown in FIG. 21, the conductive particles 27 remain dispersed in the adhesive 26, and the protruding bump 3 of the semiconductor element 1 and the electrode 25 of the circuit board 4 do not contact with each other, and hence it is electrically open between the protruding bump 3 and electrode 25. In the mounting method of prior art 3, incidentally, it is applied to a glass substrate which is hardly warped or curved, and is not applied to resin substrate.

It is hence an object of the invention to present a mounting method of semiconductor element free from occurrence of defects such as short circuit or open state between electrodes, capable of mounting at high electric reliability, curtailing the time substantially in the sealing process, and shortening the cycle time of semiconductor production line.

DISCLOSURE OF THE INVENTION

To achieve the above object, the mounting method of semiconductor element of the invention comprises a step of forming a hole in a position of a circuit board for connecting a circuit of the circuit board and an electrode of a semiconductor element, a step of filling the hole with a conductive paste for forming an external electrode terminal, a step of forming a protruding bump on the electrode of the semiconductor element, a step of positioning the external electrode terminal and the protruding bump formed on the electrode of the semiconductor element, and a step of pressing the semiconductor element to contact between the conductive paste in the hole and the protruding bump, thereby electrically connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board.

In this mounting method of semiconductor element, the conductive paste charged in the hole of the circuit board and the protruding bump formed on the electrode of the semiconductor element are brought to contact with each other, and the electrode of the semiconductor element and the external electrode terminal of the circuit board are electrically connected, so that mounting of high electrical reliability is achieved without causing defects such as short circuit or open state between the electrodes.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a junction sectional view of a semiconductor element and a circuit board after mounting in embodiment 1 of the invention.

FIGS. 2(a)-2(d) is a diagram showing mounting steps sequentially in embodiment 1 of the invention.

FIG. 3 is a junction sectional view of a semiconductor element and a circuit board after mounting in embodiment 1 of the invention.

FIG. 4 is a junction sectional view of a semiconductor element and a circuit board after mounting in embodiment 1 of the invention.

FIGS. 5(a)-5(f) is a diagram showing steps of wire bonding method sequentially in embodiment 2 of the invention.

FIG. 6 is a side view of a protruding bump formed by the wire bonding method in embodiment 2 of the invention.

FIG. 7 is a side view of a two-stage protruding bump formed by the wiring bonding method in embodiment 2 of the invention.

FIGS. 8(a)-8(d) is a diagram showing mounting steps sequentially in embodiment 2 of the invention.

FIG. 9 is a diagram showing mounting steps sequentially in embodiment 3 of the invention.

FIG. 10 is a diagram showing mounting steps sequentially in embodiment 4 of the invention.

FIG. 11 is a diagram showing mounting steps sequentially in embodiment 5 of the invention.

FIG. 12 is a diagram showing mounting steps sequentially in embodiment 6 of the invention.

FIG. 13 is a junction sectional view of a semiconductor element and a circuit board after mounting in embodiment 6 of the invent ion.

FIGS. 14(a)-14(d) is a diagram showing mounting steps sequentially in embodiment 7 of the invention.

FIGS. 15(a)-15(b) is a diagram showing mounting steps sequentially in embodiment 8 of the invention.

FIG. 16 is a junction sectional view of a semiconductor element and a circuit board after mounting in a conventional mounting method of semiconductor element.

FIG. 17 is a junction sectional view of a semiconductor element and a circuit board after mounting in a conventional mounting method of semiconductor element.

FIG. 18 is a junction sectional view of a semiconductor element and a circuit board after mounting in a conventional mounting method of semiconductor element.

FIGS. 19(a)-19(d) is a diagram showing conventional mounting steps sequentially.

FIG. 20 is a diagram for explaining a problem of a conventional mounting method.

FIG. 21 is a diagram for explaining a problem of a conventional mounting method.

BEST MODE FOR CARRYING OUT THE INVENTION

The invention as set forth in the claims is a mounting method of semiconductor element comprising a step of forming a hole in a position of a circuit board for connecting a circuit of the circuit board and an electrode of a semiconductor element, a step of filling the hole with a conductive paste for forming an external electrode terminal, a step of forming a protruding bump on the electrode of the semiconductor element, a step of positioning the external electrode terminal and the protruding bump formed on the electrode of the semiconductor element, and a step of pressing the semiconductor element to contact between the conductive paste in the hole and the protruding bump, thereby electrically connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board. According to this method, the protruding bump contacts with the conductive paste in the hole of the circuit board, and is electrically connected, and hence open state or short circuit does not occur.

The invention as set forth in the claims relates to a mounting method of semiconductor element of the claims, in which the protruding bump formed on the electrode of the semiconductor element is a metal ball bump formed by wire bonding method. When the protruding bump is formed by electric plating method, the height of the formed bump is about 25 microns at maximum, whereas the wire bonding method can form the bump as high as 50 microns or more, so that the amount of the bump filled with the conductive paste in the hole in the circuit board increases, and mounting of higher reliability is realized.

The invention as set forth in the claims relates to a mounting method of semiconductor element of the claims, which further comprises a step of, after pressing the semiconductor element to contact between the conductive paste charged in the hole of the circuit board and the protruding bump on the electrode of the semiconductor element, heating at least one of the semiconductor element and the circuit board by a heating tool, thereby curing the conductive paste. By curing the conductive paste, fixing of the semiconductor element and circuit board is stronger, and the junction is higher in reliability. Moreover, as compared with the conventional curing of the conductive paste in batch process by putting the module in an oven, it can be done simultaneously with joining in the same equipment in the method of the invention, so that the cycle time of production line of semiconductor element can be shortened.

The invention as set forth in the claims relates to a mounting method of semiconductor element of any one of the claims, which further comprises a step of, after connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board, pouring an epoxy resin into the space between the semiconductor element and the circuit board, and sealing. Since the active surface of the semiconductor element and the electrode surface are protected by the epoxy resin, the reliability of connection is further increased.

The invention as set forth in the claim is a mounting method of semiconductor element comprising a step of forming a hole in a position of a circuit board for connecting a circuit of the circuit board and an electrode of a semiconductor element, a step of filling the hole with a conductive paste for forming an external electrode terminal, a step of forming a protruding bump on the electrode of the semiconductor element, a step of disposing an adhesive sheet having a thermosetting resin, a thermoplastic resin, or a mixed thermosetting and thermoplastic resin, on the circuit board forming the external electrode terminal or the protruding bump of the semiconductor element, a step of positioning the external electrode terminal and the protruding bump formed on the electrode of the semiconductor element, a step of pressing the semiconductor element to break through the adhesive sheet by the protruding bump so as to contact between the conductive paste in the hole and the protruding bump, thereby electrically connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board, and a step of heating the semiconductor element by a heating tool to melt and cure the adhesive sheet. According to the method, since the adhesive sheet protects the active surface of the semiconductor element and the electrode surface after melting and curing, the reliability of connection is increased. Further, in the case of using the adhesive sheet, the time required for pressurizing and curing is about 30 seconds, whereas the curing time is about 4 hours in the conventional method by using the epoxy resin, and therefore since the curing time in this method is very short, the cycle time of production line of semiconductor element is shortened.

Referring now to the drawings, embodiments of the invention are described below. Same parts as in the constitution in FIG. 16 to FIG. 18 showing prior arts are identified with same reference numerals, and their explanation is omitted.

(Embodiment 1)

FIG. 1 is a sectional view of a circuit board mounting a semiconductor element in embodiment 1 of the invention.

As shown in the diagram, a protruding bump 3 formed on an electrode 2 of a semiconductor element 1 contacts, as being buried in, with a conductive paste 7 filling up a hole 8 of a circuit board 4, so that an external electrode terminal 6 of the circuit board 4 and the electrode 2 of the semiconductor element 1 are electrically connected. Referring to a process diagram in FIG. 2, a mounting method of semiconductor element of the invention is described below.

First, the external electrode terminal 6 of the circuit board 4 and the electrode 2 of the semiconductor element 1 are connected. The hole 8 is formed in a position of the circuit board 4, and the conductive paste 7 is printed in to fill up the hole 8 of the circuit board 4 by moving a squeegee 9 as shown in FIG. 2(a), and thus an external electrode terminal 33 of the circuit board 4 is formed.

Next, as shown in FIG. 2(b), the semiconductor element 1 is attracted to a suction nozzle 10, and the protruding bump 3, and the external electrode terminal 33 of the circuit board 4 formed by the conductive paste 7 filling up the hole 8 are positioned.

Then, as shown in FIG. 2(c), pressing the semiconductor element 1 by the suction nozzle 10, the protruding bump 3 is buried into the conductive paste 7 filling up the hole 8 of the circuit board 4 as shown in FIG. 2(d).

As a result, the protruding bump 3 of the semiconductor element 1 contacts with the conductive paste 7 in the hole of the circuit board 4, and they are electrically connected.

Alternatively, the circuit board 4 may be also a multi-layer substrate conducting between layers in the substrate by inner via holes as shown in FIG. 3, or the circuit board 4 may be also a multi-layer substrate conducting between layers by through holes as shown in FIG. 4.

According to this embodiment 1, since the protruding bump 3 formed on the electrode 2 of the semiconductor element 1 is buried in the conductive paste 7 in the hole 8 of the circuit board 4, and contacts to be connected electrically, short circuit is not formed, and the tolerable range for warping and curving of the circuit board 4 is extended, and open state does not occur, so that the semiconductor element 1 and the circuit board 4 may be joined at high reliability.

(Embodiment 2)

FIG. 5 is a process diagram showing a forming method of a protruding bump on an electrode of a semiconductor element by employing a wire bonding method according to embodiment 2 of the invention, and the wire bonding method is described below while referring to FIG. 5.

First, as shown in FIG. 5(a), a metal wire 11 made of gold, copper, aluminum, solder or the like is passed through a capillary 13 made of ceramic or ruby, and a metal ball 12 is formed by electric discharge between the end of the passed metal wire 11 and an electrode 14 called torch.

Next, as shown in FIG. 5(b), the metal ball 12 is pressed on an electrode 2 of a preheated semiconductor element 1, and ultrasonic vibrations are applied. Thus, by the action of temperature, pressure and ultrasonic vibrations, the metal ball 12 is joined to the electrode 2.

Then, as shown in FIG. 5(c), the capillary 13 is lifted in the perpendicular direction, and the metal wire 11 is torn off, and a bump 15 is formed by metal ball as shown in FIG. 6.

In succession, as shown in FIG. 5(d), after lifting the capillary 13, the capillary 13 is shifted sideways and lowered without tearing the metal wire 11, and the metal wire 11 is brought contact onto the metal ball 12, and by the action of temperature and pressure, or temperature, pressure and ultrasonic vibrations, the metal wire 11 is joined to the metal ball 12.

Consequently, as shown in FIG. 5(e), the capillary 13 is lifted, the metal wire 11 is torn off, and a two-stage protruding bump 15 is formed by metal ball as shown in FIG. 5(f) and FIG. 7.

After forming the protruding bump 15 by metal ball on the electrode 2 of the semiconductor element 1 in this method, the semiconductor element 1 and the circuit board 4 are joined in the method shown in FIG. 8.

The mounting method in FIG. 8 is same as the method explained in embodiment 1, and its explanation is omitted.

In this embodiment 2, in addition to the effects of embodiment 1, a high bump of 50 microns or more can be formed by the wire bonding method of the embodiment, as compared with the maximum height of about 25 microns of the protruding bump formed by the conventional electric plating method, and therefore, as shown in FIGS. 8(c) and 8(d), the amount of the bump 15 buried in the conductive paste 7 in the hole 8 of the circuit board 4 is increased, and the tolerable range for warping and curving of the circuit board 4 is extended, so that mounting of higher reliability is realized.

(Embodiment 3)

A mounting method of semiconductor element in embodiment 3 of the invention is described below while referring to FIG. 9.

In FIG. 9, a semiconductor element 1 is attracted to a suction nozzle 10, and is positioned to an external electrode terminal of a circuit board 4 forming a protruding bump by conductive paste 7 filling up a hole 8, and they are pressed, and the protruding bump is buried in the conductive paste 7. At this time, the suction nozzle 10 is heated by an incorporated heater 17, and the conductive paste 7 is cured simultaneously with pressing.

According to this embodiment, in addition to the effects of the foregoing embodiments 1 and 2, by curing the conductive paste 7, fixing of the semiconductor element 1 and circuit board 4 is stronger, and highly junction is obtained. Moreover, conventionally, the conductive paste 7 was cured by batch treatment by putting the module in an oven, but it can be done in the same equipment simultaneously with joining in the method of the embodiment, and therefore the cycle time of production line of the semiconductor element 1 can be shortened.

(Embodiment 4)

A mounting method of semiconductor element in embodiment 4 of the invention is described below while referring to FIG. 10.

In FIG. 10, a semiconductor element 1 is attracted to a section nozzle 10, and is positioned to an external electrode terminal 33 of a circuit board 4 forming a protruding bump by conductive paste 7 filling up a hole 8, and they are pressed, and the protruding bump is buried in the conductive paste 7. At this time, a stage 18 holding the circuit board 4 is heated by an incorporated heater 17, and by heating when pressing the semiconductor element 1, the conductive paste 7 is cured simultaneously with pressing.

According to this embodiment 4, in addition to the effects of the foregoing embodiments 1 and 2, by curing the conductive paste 7, fixing of the semiconductor element 1 and circuit board 4 is stronger, and highly reliable junction is obtained. Moreover, conventionally, the conductive paste 7 was cured by batch treatment by putting the module in an oven, but it can be done in the same equipment simultaneously with joining in the method of the embodiment, and therefore the cycle time of production line of the semiconductor element 1 can be shortened.

(Embodiment 5)

A mounting method of semiconductor element in embodiment 5 of the invention is described below while referring to FIG. 11.

In FIG. 11, in embodiment 5, a semiconductor element 1 is pressed, and a conductive paste 7 in a hole 8 of a circuit board 4 is brought into contact with a protruding bump 15 on an electrode 2 of the semiconductor element 1, a module (circuit board 4 and semiconductor element 1) is put on a conveyor 32, and the entire module is heated by a heater 19 while moving, so that the conductive paste 7 is cured.

According to this embodiment 5, in addition to the effects of the foregoing embodiments 1 and 2, by curing the conductive paste 7 in the reflow method by putting the entire module on the conveyor 32 and heating while moving, and hence it is possible to cure in the same production line as mounting. Therefore, without causing effect on the cycle of the production line of semiconductor element 1, fixing of semiconductor element 1 and circuit board 4 is made stronger, so that junction of higher reliability is realized.

(Embodiment 6)

A mounting method of semiconductor element in embodiment 6 of the invention is described below while referring to FIG. 12.

As shown in FIG. 12, in the mounting process in embodiments 1 to 5, after mounting a semiconductor element 1 on a circuit board 4, the space between the semiconductor element 1 and circuit board 4 is filled with an epoxy resin 20 by using a syringe 31.

According to this embodiment 6, in addition to the effects of the foregoing embodiments 1 through 5, as shown in FIG. 13, by filling with the epoxy resin 20, the active surface of the semiconductor element 1 and the surface of the electrode 2 are protected. Therefore, if the module is exposed, for example, to environments of high temperature and high humidity, corrosion of the electrode 2 and protruding bump 3 can be prevented, so that connection of high reliability is guaranteed.

(Embodiment 7)

A mounting method of semiconductor element in embodiment 7 of the invention is described below while referring to FIG. 14.

First, as shown in FIG. 14(a), a hole 8 in a circuit board 4 is filled with a conductive paste 7 to form an external electrode terminal 33, and an adhesive sheet 21 having a thermosetting resin, a thermoplastic resin, or a mixed thermosetting and thermoplastic resin is disposed on the circuit board 4.

It is also possible to disperse particles of nickel, solder, carbon, or gold plated plastic uniformly on the adhesive sheet 21.

Next, as shown in FIG. 14(b), a semiconductor element 1 is attracted to a suction nozzle 10, and is positioned to an external electrode terminal 33 of the circuit board 4 forming a protruding bump 15 by the conductive paste 7 filling up the hole 8.

Then, as shown in FIG. 14(c), by pressing the semiconductor element 1, the adhesive sheet 21 is torn off by the protruding bump 15, and the protruding bump 15 is buried in the conductive paste 7. At this time, the suction nozzle 10 is heated by an incorporated heater 17, and the adhesive sheet 21 is melted and cured simultaneously with pressing.

According to this embodiment 7, in addition to the effects of the foregoing embodiments 1 and 2, as shown in FIG. 14(d), the adhesive sheet 21 is melted and cured, and the active surface of the semiconductor element 1 and the surface of the electrode 2 are protected, so that the reliability of connection is further increased. Moreover, when using the adhesive sheet 21, the time required for pressing and curing is about 30 seconds, whereas the curing time of epoxy resin in the prior art is about 4 hours, and therefore the curing time in the embodiment is very short, and the cycle time of production line of semiconductor element 1 can be shortened.

(Embodiment 8)

A mounting method of semiconductor element in embodiment 8 of the invention is described below while referring to FIG. 15.

First, as shown in FIG. 15(a), after forming a protruding bump 15 on an electrode 2 of a semiconductor element 1, an adhesive sheet 21 having a thermosetting resin, a thermoplastic resin, or a mixed thermosetting and thermoplastic resin is disposed preliminarily on the protruding bump 15. It is also possible to disperse particles of nickel, solder, carbon, or gold plated plastic uniformly on the adhesive sheet 21.

Next, as shown in FIG. 15(b), the semiconductor element 1 is attracted to a suction nozzle 10, and is positioned to an external electrode terminal 33 of a circuit board 4 forming the protruding bump 15 by a conductive paste 7 filling up a hole 8, and by pressing, the adhesive sheet 21 is torn off by the protruding bump 15, and the protruding bump 15 is buried in the conductive paste 7. At this time, the suction nozzle 10 is heated by an incorporated heater 17, and the adhesive sheet 21 is melted and cured simultaneously with pressing.

According to this embodiment 8, in addition to the effects of the foregoing embodiments 1 and 2, same as in embodiment 7, the adhesive sheet 21 is melted and cured, and the active surface of the semiconductor element 1 and the surface of the electrode 2 are protected, so that the reliability of connection is further increased. Moreover, when using the adhesive sheet 21, the time required for pressing and curing is about 30 seconds, whereas the curing time of epoxy resin in the prior art is about 4 hours, and therefore the curing time in the embodiment is very short, and the cycle time of production line of semiconductor element 1 can be shortened.

INDUSTRIAL APPLICABILITY

Therefore, according to the invention, by bringing the protruding bump formed on the electrode of the semiconductor element into contact with the conductive paste in the hole in the circuit board, and connecting the electrode of the semiconductor element and the external electrode terminal of the circuit board electrically, a short circuit between electrodes can be avoided, and the tolerable range for warping and curving of the circuit board is wide, so that an open state between the electrodes can be avoided, and mounting of high electrical reliability is realized.

Moreover, by preliminarily disposing the adhesive sheet on the circuit board or the protruding bump of the semiconductor element, tearing off the adhesive sheet at the time of mounting so that the protruding bump may contact with the conductive paste in the circuit board hole to connect electrically, and melting and curing the adhesive sheet, the active surface of the semiconductor element and the surface of the electrode can be protected by the adhesive sheet, and therefore the reliability of the connection is increased. Further, when using the adhesive sheet, the time required for pressing and curing is about 30 seconds, whereas the curing time of epoxy resin in the prior art is about 4 hours, and therefore the curing time in the embodiment is very short, and the time for the sealing process is notably saved, so that the cycle time of production line of semiconductor element can be shortened.

Claims (12)

I claim:
1. A method of mounting a semiconductor element comprising:
forming a hole in a circuit board for connecting a circuit which is disposed on at least a front surface of said circuit board and a protruding bump on an electrode of the semiconductor element,
affixing an external electrode terminal on the circuit board, opposite the front surface, for closing a side of said hole,
filling said hole with a conductive paste for electrically connecting said external electrode terminal and said circuit on said front surface,
positioning said protruding bump of said semiconductor element with said hole filled with said conductive paste, said semiconductor element being placed facing said front surface,
pressing said semiconductor element to contact said conductive paste filled in said hole, thereby electrically connecting said electrode of said semiconductor element and said external electrode terminal of said circuit board; and
heating at least one of said semiconductor element and said circuit board for curing said conductive paste.
2. A mounting device including a semiconductor element comprising:
a semiconductor element having a protruding bump on an electrode thereof,
a circuit board having a hole therethrough in a position for connecting said protruding bump of said semiconductor element, an external electrode terminal on the circuit board, opposite the front surface, for closing a side of said hole,
a connecting terminal formed at said hole, said connecting terminal being formed by filling a conductive paste in said hole, and
an adhesive sheet selected from the group consisting of a thermosetting resin, a thermoplastic resin and a mixed thermosetting and thermoplastic resin disposed on said circuit board forming said connecting terminal and said protruding bump of said semiconductor element;
wherein said adhesive sheet is penetrated through by said protruding bump,
said conductive paste in said hole in contact with said protruding bump,
said electrode of said semiconductor element is electrically connected to said connecting terminal of said circuit board, and
said conductive paste is heat cured.
3. A mounting device including a semiconductor element comprising:
a semiconductor element having a protruding bump on an electrode thereof,
a circuit board having a hole therethrough in a position for connecting said protruding bump of said semiconductor element, an external electrode terminal on the circuit board, opposite the front surface, for closing a side of said hole; and
a connecting terminal forming at said hole, said connecting terminal being formed by filling a conductive paste in said hole,
wherein said protruding bump is buried into said conductive paste in said hole, said electrode of said semiconductor element is electrically connected to said connecting electrode, said external electrode terminal of said circuit board, and said circuit, and
said conductive paste is heat cured.
4. A method of mounting a semiconductor element comprising the steps of:
filling a hole with a conductive paste, the hole in a substrate for connecting a circuit which is disposed on at least a surface of said substrate and a protruding bump on an electrode of the semiconductor element,
positioning said protruding bump relative to said hole,
pressing said semiconductor element so that said protruding bump contacts said conductive paste; and
heating at least one of said semiconductor element and said substrate for curing said conductive paste.
5. A method of mounting a semiconductor element comprising the steps of:
filling a hole with a conductive paste, the hole in a substrate for connecting a circuit which is disposed on at least a surface of said substrate and a protruding bump on an of the semiconductor element,
positioning said protruding bump relative to said hole,
pressing said semiconductor element so that said protruding bump is buried in said conductive paste; and
heating at least one of said semiconductor element and said substrate for curing said conductive paste.
6. The method of mounting a semiconductor element of claim 4, further comprising the step of:
pouring an epoxy resin into a space between said semiconductor element and said substrate, after the step of pressing.
7. The method of mounting a semiconductor element of claim 4, wherein said substrate is a multi-layer substrate.
8. A circuit board, comprising:
a substrate,
a semiconductor element having a protruding bump on an electrode and mounted on said substrate; and
said substrate having a hole in a position for connecting said protruding bump with a circuit which is disposed on at least a surface of said substrate, the hole filled with conductive paste,
wherein said protruding bump contacts said conductive paste, and the conductive paste is heat cured.
9. A circuit board, comprising:
a substrate
a semiconductor element having a protruding bump on an electrode and mounted on said substrate; and
said substrate having a hole for connecting said protruding bump with a circuit which is disposed on at least a surface of said substrate, the hole filled with conductive paste,
wherein said protruding bump is buried in said conductive paste, the conductive paste is heat cured.
10. The circuit board of claim 8, further comprising:
an epoxy resin sealed in a space between said semiconductor element and said substrate.
11. The circuit board of claim 8, wherein said substrate is a multi-layer substrate.
12. The circuit board of claim 8, further comprising:
an adhesive sheet selected from the group consisting of a thermosetting resin, a thermoplastic resin and a mixed thermosetting and thermoplastic resin, disposed between said substrate and said semiconductor element.
US09528116 1996-06-07 2000-03-17 Mounting method of semiconductor element Expired - Fee Related US6531022B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP8-145241 1996-06-07
JP14524196A JP3610999B2 (en) 1996-06-07 1996-06-07 Implementation method of the semiconductor element

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US09011603 Continuation
PCT/JP1997/001971 Continuation WO1997047031A1 (en) 1996-06-07 1997-06-06 Method for mounting semiconductor chip

Publications (1)

Publication Number Publication Date
US6531022B1 true US6531022B1 (en) 2003-03-11

Family

ID=15380594

Family Applications (2)

Application Number Title Priority Date Filing Date
US09011603 Expired - Fee Related US6051093A (en) 1996-06-07 1997-06-06 Mounting method of semiconductor element
US09528116 Expired - Fee Related US6531022B1 (en) 1996-06-07 2000-03-17 Mounting method of semiconductor element

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09011603 Expired - Fee Related US6051093A (en) 1996-06-07 1997-06-06 Mounting method of semiconductor element

Country Status (6)

Country Link
US (2) US6051093A (en)
EP (1) EP0844657A4 (en)
JP (1) JP3610999B2 (en)
KR (1) KR100457609B1 (en)
CN (1) CN1110078C (en)
WO (1) WO1997047031A1 (en)

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020180029A1 (en) * 2001-04-25 2002-12-05 Hideki Higashitani Semiconductor device with intermediate connector
US20030150645A1 (en) * 2002-02-12 2003-08-14 Chia-Pin Chiu Method and apparatus for coupling a microelectronic device package to a circuit board
US20030193786A1 (en) * 2002-04-15 2003-10-16 Ralf Greiner Compact circuit carrier package
US20040046244A1 (en) * 2001-10-31 2004-03-11 Shinko Electric Industries Co., Ltd. Multilayered substrate for semiconductor device
US20040091687A1 (en) * 2001-06-13 2004-05-13 Koji Kondo Method for manufacturing printed wiring board with embedded electric device
US20040177997A1 (en) * 2001-04-18 2004-09-16 Hanae Hata Electronic apparatus
US20040229400A1 (en) * 2002-08-27 2004-11-18 Chua Swee Kwang Multichip wafer level system packages and methods of forming same
US20040238603A1 (en) * 2003-05-27 2004-12-02 Seiko Epson Corporation Method of mounting electronic component, structure for mounting electronic component, electronic component module, and electronic apparatus
US20050006140A1 (en) * 2001-06-01 2005-01-13 Dietmar Birgel Circuit board with at least one electronic component
US20050040513A1 (en) * 2003-08-20 2005-02-24 Salmon Peter C. Copper-faced modules, imprinted copper circuits, and their application to supercomputers
US20050064694A1 (en) * 2003-09-10 2005-03-24 Texas Instruments Incorporated Method and system for packaging ball grid arrays
US20050110161A1 (en) * 2003-10-07 2005-05-26 Hiroyuki Naito Method for mounting semiconductor chip and semiconductor chip-mounted board
US20050184376A1 (en) * 2004-02-19 2005-08-25 Salmon Peter C. System in package
US20060131728A1 (en) * 2004-12-16 2006-06-22 Salmon Peter C Repairable three-dimensional semiconductor subsystem
US20060191715A1 (en) * 2005-01-26 2006-08-31 Matsushita Electric Industrial Co., Ltd. Multilayer circuit board and manufacturing method thereof
US20060278331A1 (en) * 2005-06-14 2006-12-14 Roger Dugas Membrane-based chip tooling
US20060281303A1 (en) * 2005-06-14 2006-12-14 John Trezza Tack & fuse chip bonding
US20060278992A1 (en) * 2005-06-14 2006-12-14 John Trezza Post & penetration interconnection
US20060278986A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip capacitive coupling
US20060281219A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip-based thermo-stack
US20060281363A1 (en) * 2005-06-14 2006-12-14 John Trezza Remote chip attachment
US20060281296A1 (en) * 2005-06-14 2006-12-14 Abhay Misra Routingless chip architecture
US20070007983A1 (en) * 2005-01-06 2007-01-11 Salmon Peter C Semiconductor wafer tester
US20070023889A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Copper substrate with feedthroughs and interconnection circuits
US20070025079A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Scalable subsystem architecture having integrated cooling channels
US20070023904A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Electro-optic interconnection apparatus and method
US20070023923A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Flip chip interface including a mixed array of heat bumps and signal bumps
US20070281466A1 (en) * 2006-06-06 2007-12-06 John Trezza Front-end processed wafer having through-chip connections
US20070281460A1 (en) * 2006-06-06 2007-12-06 Cubic Wafer, Inc. Front-end processed wafer having through-chip connections
US20070278641A1 (en) * 2005-06-14 2007-12-06 John Trezza Side Stacking Apparatus and Method
US20080099539A1 (en) * 2004-10-29 2008-05-01 Tay Cheng S Solder printing process to reduce void formation in a microvia
US20080206516A1 (en) * 2007-02-22 2008-08-28 Yoshihiko Matsushima Surface mount circuit board, method for manufacturing surface mount circuit board, and method for mounting surface mount electronic devices
US20090090004A1 (en) * 2006-04-24 2009-04-09 Alps Electric Co., Ltd. Method for manufacturing printed wiring board
US20090174079A1 (en) * 2007-02-16 2009-07-09 John Trezza Plated pillar package formation
US20100140776A1 (en) * 2005-06-14 2010-06-10 John Trezza Triaxial through-chip connecton
US20100163602A1 (en) * 2006-09-11 2010-07-01 Panasonic Corporation Electronic component placing apparatus and electronic component mounting method
US7781886B2 (en) 2005-06-14 2010-08-24 John Trezza Electronic chip contact structure
US20110005822A1 (en) * 2006-10-20 2011-01-13 Yuuki Momokawa Structure of a package for electronic devices and method for manufacturing the package
US20120068355A1 (en) * 2010-09-21 2012-03-22 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US20130048345A1 (en) * 2011-08-31 2013-02-28 Denso Corporation Multilayer board
US20130322034A1 (en) * 2010-12-21 2013-12-05 Linxens Holding Method of Manufacturing a Surface Mounted Device and Corresponding Surface Mounted Device
US20160098628A1 (en) * 2010-12-07 2016-04-07 Nagravision S.A. Electronic card having an external connector
US20170104283A1 (en) * 2014-06-12 2017-04-13 Pfisterer Kontaktsysteme Gmbh Apparatus for making contact with an electrical conductor, and connection or connecting device with an apparatus of this kind
CN106816417A (en) * 2017-01-13 2017-06-09 南京大学 High-density encapsulation and manufacturing method thereof

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69033286D1 (en) 1989-02-15 1999-10-21 Hitachi Ltd Method and apparatus for forming a film
JP3176307B2 (en) * 1997-03-03 2001-06-18 日本電気株式会社 Mounting structure and a manufacturing method thereof of an integrated circuit device
JP2000068327A (en) 1998-08-20 2000-03-03 Matsushita Electric Ind Co Ltd Component mounting method and apparatus
US6541872B1 (en) 1999-01-11 2003-04-01 Micron Technology, Inc. Multi-layered adhesive for attaching a semiconductor die to a substrate
JP4036555B2 (en) * 1999-01-14 2008-01-23 松下電器産業株式会社 Preparation and mounting structure of the mounting structure
JP3973340B2 (en) * 1999-10-05 2007-09-12 Necエレクトロニクス株式会社 Semiconductor device, the wiring board, and a method for their preparation
US6537400B1 (en) * 2000-03-06 2003-03-25 Micron Technology, Inc. Automated method of attaching flip chip devices to a substrate
JP2001257453A (en) * 2000-03-09 2001-09-21 Shinko Electric Ind Co Ltd Wiring board, semiconductor device, and method of manufacturing them
JP2001339011A (en) * 2000-03-24 2001-12-07 Shinko Electric Ind Co Ltd Semiconductor device and its manufacturing method
US6538898B1 (en) * 2000-05-01 2003-03-25 Micron Technology, Inc. Method and apparatus of die attachment for BOC and F/C surface mount
JP4759791B2 (en) * 2000-07-27 2011-08-31 日亜化学工業株式会社 An optical semiconductor device and a manufacturing method thereof
US6678952B2 (en) * 2000-08-03 2004-01-20 Tessera, Inc. Method of making a microelectronic package including a component having conductive elements on a top side and a bottom side thereof
US6862189B2 (en) * 2000-09-26 2005-03-01 Kabushiki Kaisha Toshiba Electronic component, circuit device, method for manufacturing the circuit device, and semiconductor device
US6437669B1 (en) 2000-09-29 2002-08-20 Applied Micro Circuits Corporation Microwave to millimeter wave frequency substrate interface
JP2002198395A (en) * 2000-12-26 2002-07-12 Seiko Epson Corp Semiconductor device, its manufacturing method, circuit board, and electronic appliance
US6543674B2 (en) * 2001-02-06 2003-04-08 Fujitsu Limited Multilayer interconnection and method
JP2002313840A (en) * 2001-04-17 2002-10-25 Matsushita Electric Ind Co Ltd Semiconductor element board mounting and its manufacturing method
US6504111B2 (en) * 2001-05-29 2003-01-07 International Business Machines Corporation Solid via layer to layer interconnect
US6660945B2 (en) * 2001-10-16 2003-12-09 International Business Machines Corporation Interconnect structure and method of making same
JP3770237B2 (en) * 2002-03-22 2006-04-26 セイコーエプソン株式会社 Method of manufacturing an electronic device manufacturing apparatus, and electronic device
JP4056424B2 (en) * 2003-05-16 2008-03-05 シャープ株式会社 A method of manufacturing a semiconductor device
US20050104180A1 (en) * 2003-11-14 2005-05-19 Vassoudevane Lebonheur Electronic device with reduced entrapment of material between die and substrate electrical connections
US20060044771A1 (en) * 2004-08-24 2006-03-02 Yeo Chee K Electronic module with conductive polymer
FR2894070B1 (en) * 2005-11-30 2008-04-11 3D Plus Sa Sa 3D electronic module
CN100438008C (en) 2006-03-01 2008-11-26 南茂科技股份有限公司;百慕达南茂科技股份有限公司 High-frequency IC circuit packing structure and its production
CN101447443B (en) 2006-08-15 2010-06-02 南茂科技股份有限公司 Method for manufacturing high-frequency integrated circuit encapsulation structure
CN100499097C (en) 2006-08-21 2009-06-10 南茂科技股份有限公司;百慕达南茂科技股份有限公司 High-frequency integrated circuit packaging construction for improving connectivity of embedded projection and manufacturing method thereof
US8210424B2 (en) * 2010-09-16 2012-07-03 Hewlett-Packard Development Company, L.P. Soldering entities to a monolithic metallic sheet
KR101388739B1 (en) * 2012-04-27 2014-04-25 삼성전기주식회사 Semiconductor package
JP2014192476A (en) * 2013-03-28 2014-10-06 Fujitsu Ltd Printed circuit board solder packaging method and solder packaging structure
WO2015039771A1 (en) * 2013-09-17 2015-03-26 Abb Technology Ag Method for ultrasonic welding with particles trapping
CN103682043A (en) * 2013-11-28 2014-03-26 天津金玛光电有限公司 Die bonding method for horizontal LED chips and LED light source manufactured by die bonding method
JP2018064063A (en) * 2016-10-14 2018-04-19 イリソ電子工業株式会社 Circuit board and the circuit device

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60126856A (en) 1983-12-13 1985-07-06 Sanyo Electric Co Ltd Assembling method of semiconductor device
JPH01198040A (en) 1988-02-03 1989-08-09 Omron Tateisi Electron Co Mounting of semiconductor element
US5014111A (en) 1987-12-08 1991-05-07 Matsushita Electric Industrial Co., Ltd. Electrical contact bump and a package provided with the same
EP0482940A1 (en) 1990-10-24 1992-04-29 Nec Corporation Method of forming an electrical connection for an integrated circuit
JPH04137641A (en) 1990-09-28 1992-05-12 Toshiba Corp Semiconductor device
JPH05267394A (en) 1992-03-19 1993-10-15 Sumitomo Electric Ind Ltd Mounting of semiconductor element
US5274916A (en) 1991-12-18 1994-01-04 Murata Manufacturing Co., Ltd. Method of manufacturing ceramic multilayer electronic component
JPH0669278A (en) 1992-08-18 1994-03-11 Toshiba Corp Connecting method for semiconductor element
US5384952A (en) 1990-12-26 1995-01-31 Nec Corporation Method of connecting an integrated circuit chip to a substrate
US5407864A (en) 1992-07-24 1995-04-18 Samsung Electronics Co., Ltd. Process for mounting a semiconductor chip and depositing contacts into through holes of a circuit board and of an insulating interposer and onto the chip
EP0735579A1 (en) 1995-03-27 1996-10-02 Motorola, Inc. Structure and method of coupling substrates
US5615477A (en) 1994-09-06 1997-04-01 Sheldahl, Inc. Method for interconnecting a flip chip to a printed circuit substrate
US5843251A (en) 1989-03-09 1998-12-01 Hitachi Chemical Co., Ltd. Process for connecting circuits and adhesive film used therefor
US5848466A (en) 1996-11-19 1998-12-15 Motorola, Inc. Method for forming a microelectronic assembly

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04267394A (en) * 1991-02-22 1992-09-22 Tatsuta Electric Wire & Cable Co Ltd Flexible printed board

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60126856A (en) 1983-12-13 1985-07-06 Sanyo Electric Co Ltd Assembling method of semiconductor device
US5014111A (en) 1987-12-08 1991-05-07 Matsushita Electric Industrial Co., Ltd. Electrical contact bump and a package provided with the same
JPH01198040A (en) 1988-02-03 1989-08-09 Omron Tateisi Electron Co Mounting of semiconductor element
US5843251A (en) 1989-03-09 1998-12-01 Hitachi Chemical Co., Ltd. Process for connecting circuits and adhesive film used therefor
JPH04137641A (en) 1990-09-28 1992-05-12 Toshiba Corp Semiconductor device
EP0482940A1 (en) 1990-10-24 1992-04-29 Nec Corporation Method of forming an electrical connection for an integrated circuit
US5384952A (en) 1990-12-26 1995-01-31 Nec Corporation Method of connecting an integrated circuit chip to a substrate
US5274916A (en) 1991-12-18 1994-01-04 Murata Manufacturing Co., Ltd. Method of manufacturing ceramic multilayer electronic component
JPH05267394A (en) 1992-03-19 1993-10-15 Sumitomo Electric Ind Ltd Mounting of semiconductor element
US5407864A (en) 1992-07-24 1995-04-18 Samsung Electronics Co., Ltd. Process for mounting a semiconductor chip and depositing contacts into through holes of a circuit board and of an insulating interposer and onto the chip
JPH0669278A (en) 1992-08-18 1994-03-11 Toshiba Corp Connecting method for semiconductor element
US5615477A (en) 1994-09-06 1997-04-01 Sheldahl, Inc. Method for interconnecting a flip chip to a printed circuit substrate
EP0735579A1 (en) 1995-03-27 1996-10-02 Motorola, Inc. Structure and method of coupling substrates
US5848466A (en) 1996-11-19 1998-12-15 Motorola, Inc. Method for forming a microelectronic assembly

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"Solderless Assembly Method for Semiconductor Carriers" -IBM Technical Bulletin vol. 35 No. 3 Aug. 1992, pp. 130-131.
English translation of Form PCT/IS/210 (no date available).
European Search Report for Int'l Appln No. 97925302.8 dated Feb. 26, 1999.
Japanese language search report for Int'l Appln No. PCT/JP97/01971 dated Dec. 8, 1997.

Cited By (121)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040177997A1 (en) * 2001-04-18 2004-09-16 Hanae Hata Electronic apparatus
US20050142693A1 (en) * 2001-04-25 2005-06-30 Hideki Higashitani Semiconductor device with intermediate connector
US20020180029A1 (en) * 2001-04-25 2002-12-05 Hideki Higashitani Semiconductor device with intermediate connector
US7247508B2 (en) 2001-04-25 2007-07-24 Matsushita Electric Industrial Co., Ltd. Semiconductor device with intermediate connector
US7304247B2 (en) * 2001-06-01 2007-12-04 Endress + Hauser Gmbh + Co. Kg Circuit board with at least one electronic component
US20050006140A1 (en) * 2001-06-01 2005-01-13 Dietmar Birgel Circuit board with at least one electronic component
US20040091687A1 (en) * 2001-06-13 2004-05-13 Koji Kondo Method for manufacturing printed wiring board with embedded electric device
US7165321B2 (en) 2001-06-13 2007-01-23 Denso Corporation Method for manufacturing printed wiring board with embedded electric device
US20040046244A1 (en) * 2001-10-31 2004-03-11 Shinko Electric Industries Co., Ltd. Multilayered substrate for semiconductor device
US7164198B2 (en) * 2001-10-31 2007-01-16 Shinko Electric Industres, Co., Ltd. Multilayered substrate for semiconductor device
US20030150645A1 (en) * 2002-02-12 2003-08-14 Chia-Pin Chiu Method and apparatus for coupling a microelectronic device package to a circuit board
US7754976B2 (en) * 2002-04-15 2010-07-13 Hamilton Sundstrand Corporation Compact circuit carrier package
US20030193786A1 (en) * 2002-04-15 2003-10-16 Ralf Greiner Compact circuit carrier package
US20040229400A1 (en) * 2002-08-27 2004-11-18 Chua Swee Kwang Multichip wafer level system packages and methods of forming same
US20050116337A1 (en) * 2002-08-27 2005-06-02 Swee Kwang Chua Method of making multichip wafer level packages and computing systems incorporating same
US20040238603A1 (en) * 2003-05-27 2004-12-02 Seiko Epson Corporation Method of mounting electronic component, structure for mounting electronic component, electronic component module, and electronic apparatus
US7278564B2 (en) 2003-05-27 2007-10-09 Seiko Epson Corporation Method of mounting electronic component, structure for mounting electronic component, electronic component module, and electronic apparatus
US7408258B2 (en) 2003-08-20 2008-08-05 Salmon Technologies, Llc Interconnection circuit and electronic module utilizing same
US20050040513A1 (en) * 2003-08-20 2005-02-24 Salmon Peter C. Copper-faced modules, imprinted copper circuits, and their application to supercomputers
US20050064694A1 (en) * 2003-09-10 2005-03-24 Texas Instruments Incorporated Method and system for packaging ball grid arrays
US7135397B2 (en) * 2003-09-10 2006-11-14 Texas Instruments Incorporated Method and system for packaging ball grid arrays
US20050110161A1 (en) * 2003-10-07 2005-05-26 Hiroyuki Naito Method for mounting semiconductor chip and semiconductor chip-mounted board
US20050184376A1 (en) * 2004-02-19 2005-08-25 Salmon Peter C. System in package
US20080099539A1 (en) * 2004-10-29 2008-05-01 Tay Cheng S Solder printing process to reduce void formation in a microvia
US7789285B2 (en) * 2004-10-29 2010-09-07 Intel Corporation Solder printing process to reduce void formation in a microvia
US20060131728A1 (en) * 2004-12-16 2006-06-22 Salmon Peter C Repairable three-dimensional semiconductor subsystem
US7427809B2 (en) 2004-12-16 2008-09-23 Salmon Technologies, Llc Repairable three-dimensional semiconductor subsystem
US20070007983A1 (en) * 2005-01-06 2007-01-11 Salmon Peter C Semiconductor wafer tester
US20060191715A1 (en) * 2005-01-26 2006-08-31 Matsushita Electric Industrial Co., Ltd. Multilayer circuit board and manufacturing method thereof
US7737367B2 (en) * 2005-01-26 2010-06-15 Panasonic Corporation Multilayer circuit board and manufacturing method thereof
US7781886B2 (en) 2005-06-14 2010-08-24 John Trezza Electronic chip contact structure
US20060281296A1 (en) * 2005-06-14 2006-12-14 Abhay Misra Routingless chip architecture
US20060278966A1 (en) * 2005-06-14 2006-12-14 John Trezza Contact-based encapsulation
US20060281363A1 (en) * 2005-06-14 2006-12-14 John Trezza Remote chip attachment
US9324629B2 (en) 2005-06-14 2016-04-26 Cufer Asset Ltd. L.L.C. Tooling for coupling multiple electronic chips
US9147635B2 (en) 2005-06-14 2015-09-29 Cufer Asset Ltd. L.L.C. Contact-based encapsulation
US8846445B2 (en) 2005-06-14 2014-09-30 Cufer Asset Ltd. L.L.C. Inverse chip connector
US8643186B2 (en) 2005-06-14 2014-02-04 Cufer Asset Ltd. L.L.C. Processed wafer via
US20070120241A1 (en) * 2005-06-14 2007-05-31 John Trezza Pin-type chip tooling
US20070138562A1 (en) * 2005-06-14 2007-06-21 Cubic Wafer, Inc. Coaxial through chip connection
US20070158839A1 (en) * 2005-06-14 2007-07-12 John Trezza Thermally balanced via
US20070167004A1 (en) * 2005-06-14 2007-07-19 John Trezza Triaxial through-chip connection
US20060281219A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip-based thermo-stack
US20070172987A1 (en) * 2005-06-14 2007-07-26 Roger Dugas Membrane-based chip tooling
US20070182020A1 (en) * 2005-06-14 2007-08-09 John Trezza Chip connector
US20070196948A1 (en) * 2005-06-14 2007-08-23 John Trezza Stacked chip-based system and method
US20070197013A1 (en) * 2005-06-14 2007-08-23 Cubic Wafer, Inc. Processed Wafer Via
US20070228576A1 (en) * 2005-06-14 2007-10-04 John Trezza Isolating chip-to-chip contact
US20060278988A1 (en) * 2005-06-14 2006-12-14 John Trezza Profiled contact
US20060278986A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip capacitive coupling
US8456015B2 (en) 2005-06-14 2013-06-04 Cufer Asset Ltd. L.L.C. Triaxial through-chip connection
US8283778B2 (en) 2005-06-14 2012-10-09 Cufer Asset Ltd. L.L.C. Thermally balanced via
US20070278641A1 (en) * 2005-06-14 2007-12-06 John Trezza Side Stacking Apparatus and Method
US20060278992A1 (en) * 2005-06-14 2006-12-14 John Trezza Post & penetration interconnection
US20080171174A1 (en) * 2005-06-14 2008-07-17 John Trezza Electrically conductive interconnect system and method
US20060278980A1 (en) * 2005-06-14 2006-12-14 John Trezza Patterned contact
US8232194B2 (en) 2005-06-14 2012-07-31 Cufer Asset Ltd. L.L.C. Process for chip capacitive coupling
US20060278993A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip connector
US8197627B2 (en) 2005-06-14 2012-06-12 Cufer Asset Ltd. L.L.C. Pin-type chip tooling
US20090137116A1 (en) * 2005-06-14 2009-05-28 Cufer Asset Ltd. L.L.C. Isolating chip-to-chip contact
US20060281303A1 (en) * 2005-06-14 2006-12-14 John Trezza Tack & fuse chip bonding
US7560813B2 (en) 2005-06-14 2009-07-14 John Trezza Chip-based thermo-stack
US8197626B2 (en) 2005-06-14 2012-06-12 Cufer Asset Ltd. L.L.C. Rigid-backed, membrane-based chip tooling
US8154131B2 (en) 2005-06-14 2012-04-10 Cufer Asset Ltd. L.L.C. Profiled contact
US7659202B2 (en) 2005-06-14 2010-02-09 John Trezza Triaxial through-chip connection
US8093729B2 (en) 2005-06-14 2012-01-10 Cufer Asset Ltd. L.L.C. Electrically conductive interconnect system and method
US7687400B2 (en) 2005-06-14 2010-03-30 John Trezza Side stacking apparatus and method
US8084851B2 (en) 2005-06-14 2011-12-27 Cufer Asset Ltd. L.L.C. Side stacking apparatus and method
US20100140776A1 (en) * 2005-06-14 2010-06-10 John Trezza Triaxial through-chip connecton
US20060278994A1 (en) * 2005-06-14 2006-12-14 John Trezza Inverse chip connector
US20100148343A1 (en) * 2005-06-14 2010-06-17 John Trezza Side stacking apparatus and method
US8067312B2 (en) 2005-06-14 2011-11-29 Cufer Asset Ltd. L.L.C. Coaxial through chip connection
US20060281292A1 (en) * 2005-06-14 2006-12-14 John Trezza Rigid-backed, membrane-based chip tooling
US7767493B2 (en) 2005-06-14 2010-08-03 John Trezza Post & penetration interconnection
US20100197134A1 (en) * 2005-06-14 2010-08-05 John Trezza Coaxial through chip connection
US8053903B2 (en) 2005-06-14 2011-11-08 Cufer Asset Ltd. L.L.C. Chip capacitive coupling
US7786592B2 (en) 2005-06-14 2010-08-31 John Trezza Chip capacitive coupling
US7785931B2 (en) 2005-06-14 2010-08-31 John Trezza Chip-based thermo-stack
US7785987B2 (en) 2005-06-14 2010-08-31 John Trezza Isolating chip-to-chip contact
US20060278331A1 (en) * 2005-06-14 2006-12-14 Roger Dugas Membrane-based chip tooling
US8021922B2 (en) 2005-06-14 2011-09-20 Cufer Asset Ltd. L.L.C. Remote chip attachment
US7808111B2 (en) 2005-06-14 2010-10-05 John Trezza Processed wafer via
US20100261297A1 (en) * 2005-06-14 2010-10-14 John Trezza Remote chip attachment
US7838997B2 (en) 2005-06-14 2010-11-23 John Trezza Remote chip attachment
US7847412B2 (en) 2005-06-14 2010-12-07 John Trezza Isolating chip-to-chip contact
US7851348B2 (en) 2005-06-14 2010-12-14 Abhay Misra Routingless chip architecture
US20110212573A1 (en) * 2005-06-14 2011-09-01 John Trezza Rigid-backed, membrane-based chip tooling
US7884483B2 (en) 2005-06-14 2011-02-08 Cufer Asset Ltd. L.L.C. Chip connector
US7919870B2 (en) 2005-06-14 2011-04-05 Cufer Asset Ltd. L.L.C. Coaxial through chip connection
US7932584B2 (en) 2005-06-14 2011-04-26 Cufer Asset Ltd. L.L.C. Stacked chip-based system and method
US7989958B2 (en) 2005-06-14 2011-08-02 Cufer Assett Ltd. L.L.C. Patterned contact
US7946331B2 (en) 2005-06-14 2011-05-24 Cufer Asset Ltd. L.L.C. Pin-type chip tooling
US7969015B2 (en) 2005-06-14 2011-06-28 Cufer Asset Ltd. L.L.C. Inverse chip connector
US7942182B2 (en) 2005-06-14 2011-05-17 Cufer Asset Ltd. L.L.C. Rigid-backed, membrane-based chip tooling
US20070023889A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Copper substrate with feedthroughs and interconnection circuits
US20070025079A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Scalable subsystem architecture having integrated cooling channels
US20070023904A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Electro-optic interconnection apparatus and method
US20070023923A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Flip chip interface including a mixed array of heat bumps and signal bumps
US7586747B2 (en) * 2005-08-01 2009-09-08 Salmon Technologies, Llc. Scalable subsystem architecture having integrated cooling channels
US20090193652A1 (en) * 2005-08-01 2009-08-06 Salmon Peter C Scalable subsystem architecture having integrated cooling channels
US8341833B2 (en) * 2006-04-24 2013-01-01 Alps Electric Co., Ltd. Method for manufacturing printed wiring board
US20090090004A1 (en) * 2006-04-24 2009-04-09 Alps Electric Co., Ltd. Method for manufacturing printed wiring board
US7687397B2 (en) 2006-06-06 2010-03-30 John Trezza Front-end processed wafer having through-chip connections
US20070281466A1 (en) * 2006-06-06 2007-12-06 John Trezza Front-end processed wafer having through-chip connections
US20070281460A1 (en) * 2006-06-06 2007-12-06 Cubic Wafer, Inc. Front-end processed wafer having through-chip connections
US20100163602A1 (en) * 2006-09-11 2010-07-01 Panasonic Corporation Electronic component placing apparatus and electronic component mounting method
US7793817B2 (en) * 2006-09-11 2010-09-14 Panasonic Corporation Electronic component placing apparatus and electronic component mounting method
US20110005822A1 (en) * 2006-10-20 2011-01-13 Yuuki Momokawa Structure of a package for electronic devices and method for manufacturing the package
US20090174079A1 (en) * 2007-02-16 2009-07-09 John Trezza Plated pillar package formation
US7670874B2 (en) 2007-02-16 2010-03-02 John Trezza Plated pillar package formation
US20080206516A1 (en) * 2007-02-22 2008-08-28 Yoshihiko Matsushima Surface mount circuit board, method for manufacturing surface mount circuit board, and method for mounting surface mount electronic devices
US20120068355A1 (en) * 2010-09-21 2012-03-22 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US8410615B2 (en) * 2010-09-21 2013-04-02 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US9684863B2 (en) * 2010-12-07 2017-06-20 Nagravision S.A. Electronic card having an external connector
US20160098628A1 (en) * 2010-12-07 2016-04-07 Nagravision S.A. Electronic card having an external connector
US20130322034A1 (en) * 2010-12-21 2013-12-05 Linxens Holding Method of Manufacturing a Surface Mounted Device and Corresponding Surface Mounted Device
US20130048345A1 (en) * 2011-08-31 2013-02-28 Denso Corporation Multilayer board
US8963017B2 (en) * 2011-08-31 2015-02-24 Denso Corporation Multilayer board
US20170104283A1 (en) * 2014-06-12 2017-04-13 Pfisterer Kontaktsysteme Gmbh Apparatus for making contact with an electrical conductor, and connection or connecting device with an apparatus of this kind
US9876290B2 (en) * 2014-06-12 2018-01-23 Pfisterer Kontaktsysteme Gmbh Apparatus for making contact with an electrical conductor, and connection or connecting device with an apparatus of this kind
CN106816417A (en) * 2017-01-13 2017-06-09 南京大学 High-density encapsulation and manufacturing method thereof

Also Published As

Publication number Publication date Type
CN1110078C (en) 2003-05-28 grant
WO1997047031A1 (en) 1997-12-11 application
US6051093A (en) 2000-04-18 grant
EP0844657A4 (en) 1999-04-14 application
JP3610999B2 (en) 2005-01-19 grant
CN1195422A (en) 1998-10-07 application
EP0844657A1 (en) 1998-05-27 application
JPH09326419A (en) 1997-12-16 application
KR100457609B1 (en) 2005-01-15 grant

Similar Documents

Publication Publication Date Title
US6821878B2 (en) Area-array device assembly with pre-applied underfill layers on printed wiring board
US5786271A (en) Production of semiconductor package having semiconductor chip mounted with its face down on substrate with protruded electrodes therebetween and semiconductor package
US5861678A (en) Method and system for attaching semiconductor dice to substrates
US3672047A (en) Method for bonding a conductive wire to a metal electrode
US5261155A (en) Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders
US4815981A (en) Flexible printed circuit board terminal structure
US6157080A (en) Semiconductor device using a chip scale package
US5659203A (en) Reworkable polymer chip encapsulant
US6537854B1 (en) Method for bonding IC chips having multi-layered bumps with corrugated surfaces and devices formed
US6600224B1 (en) Thin film attachment to laminate using a dendritic interconnection
US4767344A (en) Solder mounting of electrical contacts
US5909633A (en) Method of manufacturing an electronic component
US5107329A (en) Pin-grid array semiconductor device
US20010009299A1 (en) Flexible wiring board, method of manufacturing flexible wiring board and display device equipped with flexible wiring board
US6313521B1 (en) Semiconductor device and method of manufacturing the same
US5511719A (en) Process of joining metal members
US5661337A (en) Technique for improving bonding strength of leadframe to substrate in semiconductor IC chip packages
US5641113A (en) Method for fabricating an electronic device having solder joints
US6100597A (en) Semiconductor device and method for manufacturing the same
US5120678A (en) Electrical component package comprising polymer-reinforced solder bump interconnection
US5972739A (en) Method of manufacturing a tab semiconductor device
US5245750A (en) Method of connecting a spaced ic chip to a conductor and the article thereby obtained
US6981317B1 (en) Method and device for mounting electronic component on circuit board
US6622380B1 (en) Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards
US6417029B1 (en) Compliant package with conductive elastomeric posts

Legal Events

Date Code Title Description
CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20110311