US6510521B1 - Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage - Google Patents

Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage Download PDF

Info

Publication number
US6510521B1
US6510521B1 US09111542 US11154298A US6510521B1 US 6510521 B1 US6510521 B1 US 6510521B1 US 09111542 US09111542 US 09111542 US 11154298 A US11154298 A US 11154298A US 6510521 B1 US6510521 B1 US 6510521B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
system
memory
digest
computer system
non
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09111542
Inventor
Mark Albrecht
Frank Wildgrube
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G06F21/79Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1458Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1466Key-lock mechanism
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G06F21/572Secure firmware programming, e.g. of basic input output system [BIOS]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1408Protection against unauthorised use of memory or access to memory by using cryptography
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2211/00Indexing scheme relating to details of data-processing equipment not covered by groups G06F3/00 - G06F13/00
    • G06F2211/007Encryption, En-/decode, En-/decipher, En-/decypher, Scramble, (De-)compress
    • G06F2211/008Public Key, Asymmetric Key, Asymmetric Encryption
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2211/00Indexing scheme relating to details of data-processing equipment not covered by groups G06F3/00 - G06F13/00
    • G06F2211/1097Boot, Start, Initialise, Power

Abstract

An electronic signature is generated in a predetermined manner and attached to a transferable unit of write data, to facilitate authenticating the write data before allowing the write data to be written into a protected non-volatile storage. The write data is authenticated using a collection of secured authentication functions. Additionally, the actual writing of the authenticated write data into the protected non-volatile storage is performed by a secured copy utility.

Description

This is a continuation of application Ser. No. 08/598,803, filed Feb. 9, 1996, now issued as U.S. Pat. No. 5,835,594.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of computer systems. More specifically, the present invention relates to data security on computer systems.

2. Background Information

Existing methods of preventing unauthorized write access to nonvolatile storage such as FLASH memory typically rely on “secret” access methods to a write enable circuit. These “secret” access methods to the write enable circuit can be reverse-engineered through the use of standard debugging hardware. Once reverse engineered, a person will be able to produce code that can write to the “protected” non-volatile storage at will. If the code is used in a malicious manner, it can be used to introduce viruses into the “protected” non-volatile storage or even destroy the content of the non-volatile storage.

Thus, it is desirable to have a more robust approach to preventing unauthorized access to non-volatile storage, in particular, an approach that does not rely on the access method not being known. As will be described in more detail below, the present invention achieves these and other desirable results.

SUMMARY OF THE INVENTION

In accordance to the present invention, an electronic signature is generated in a predetermined manner and attached to a transferable unit of write data, to facilitate authenticating the write data before allowing the write data to be written into a protected non-volatile storage. The write data is authenticated using a collection of secured authentication functions. Additionally, the actual writing of the authenticated write data into the protected non-volatile storage is performed by a secured copy utility.

The electronic signature is functionally dependent on the content of the write data, and the predetermined manner of generating the electronic signature is reproducible during write time. In one embodiment, the electronic signature is generated by the creator of the write data, by generating a digest based on the content of the write data using a message digest function, and then encrypting the generated digest with a secret private key using an encryption function.

The collection of secured authentication functions include a secured corresponding copy of the message digest function, and a secured complementary decryption function. During operation, the secured decryption function reconstitutes the original digest by decrypting the electronic signature with a secured complementary public key, while the secured copy of the message digest function generates another digest based on the content of the write data to be authenticated. The two digests are compared using a secured comparison function. If the two digests pass the comparison, the secured copy utility is invoked to copy the authenticated write data into the protected non-volatile storage, otherwise, the write data are rejected.

In one embodiment, the authentication functions are secured by copying them into a normally unavailable system management memory during system initialization. The authentication functions are invoked using a system management interrupt (SMI), which when asserted, automatically maps the system management memory into the normal system memory space. A non-volatile memory write security circuitry is provided to qualify a memory write signal provided to the protected non-volatile storage, and to generate the SM whenever a write to the protected non-volatile storage is requested.

BRIEF DESCRIPTION OF DRAWINGS

The present invention will be described by way of exemplary embodiments, but not limitations, illustrated in the accompanying drawings in which like references denote similar elements, and in which:

FIGS. 1-2 illustrate the essential elements of the present invention, and their interrelationships with each other;

FIG. 3 illustrates an exemplary computer system incorporated with the teachings of the present invention on securing the authentication functions;

FIG. 4 illustrates the system BIOS, and for one embodiment, the operating system of the exemplary computer system in further detail;

FIG. 5 illustrates the FLASH security circuitry of FIG. 3 in further detail;

FIG. 6 illustrates execution flow of the exemplary computer system under a system management mode; and

FIG. 7 illustrates one embodiment of the execution flow for writing into FLASH memory.

DETAILED DESCRIPTION OF THE INVENTION

In the following description, for purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without the specific details. In other instances, well known features are omitted or simplified in order not to obscure the present invention. Furthermore, for ease of understanding, certain method steps are delineated as separate steps, however, these separately delineated steps should not be construed as necessarily order dependent in their performance.

Referring now to FIGS. 1 and 2, two block diagrams illustrating the essential elements of the present invention, and their interrelationships to each other are shown. As illustrated, a transferable unit of non-volatile storage write data 100 is provided with an electronic signature 102 to facilitate authenticating write data 100 prior to allowing write data 100 to be written into a non-volatile storage. Preferably, electronic signature 102 is “attached” to write data 100. Examples of a transferable unit include a file, or a block, whereas examples of non-volatile storage include FLASH memory or erasable programmable read-only-memory (EPROM). Examples of write data is system basic input/output service (BIOS) updates, such as additions, deletions and modifications. For many applications, it is expected that electronic signature 102 is generated and “attached” to write data 100 at the time write data 100 is created.

For the illustrated embodiment, electronic signature 102 is generated by encrypting a reference digest 104 with a secret private key 106 using an encryption function 108. The reference digest 104 is generated using a message digest function 110. In other words, the content of reference digest 104 is functionally dependent on the content of write data 100. Accordingly, the content of electronic signature 102 is also functionally dependent on the content of write data 100.

At write time, a secured corresponding copy of message digest function 112 generates a “new” digest 114 in real time. At the same time, a secured complementary decryption function 116 reconstitutes original reference digest 104 by decrypting electronic signature 102 using secured complementary public key 118. The two digests 104 and 114 are provided to a secured comparison function 120 to determine if they are identical. The two digests 104 and 114 are identical if write data 100 is authentic, since both digests 104 and 114 are functionally dependent on the contents of write data 100, generated by copies of the same message digest function 110 and 112, and the encryption were decrypted in a complementary manner. If the two digests 104 and 114 compared successfully, a secured copy function 122 is notified to perform the actual writing into the protected non-volatile storage, otherwise the write data is rejected.

Encryption and decryption functions 108 and 116 may implement any one of a number of private/public key encryption/decryption techniques known in the art. Similarly, message digest function 110/112 may also implement any one of a number of message digest techniques known in the art. For further information on private/public key encryption/decryption techniques, see e.g. Hellman et al., Public Key Cryptographic Apparatus and Method, U.S. Pat. No. 4,218,582, and Rivest et al., Cryptographic Communications System and Method, U.S. Pat. No. 4,405,829; and for further information on message digest, see e.g. Method for Identifying Subscribers and for Generating and Verifying Electronic Signatures in a Data Exchange System, U.S. Pat. No. 4,995,082, and Rivest, The MD5 Message Digest Algorithm, Request For Comment (RFC) 1321, Apr. 1992.

Creation of electronic signature 102 and associating it with write data 100 as described above, may be practiced in any number of computer systems known in the art, provided they are equipped to store and execute message digest function 110 and encryption function 108. It is anticipated that for most applications, creation of electronic signature 102 will be practiced on the same computer system where write data 100 is created. For example, for the above mentioned system BIOS update application, it is anticipated that the system BIOS updates and electronic signature 102 will be generated and associated at the same time and on the same computer system.

FIG. 3 illustrates an exemplary computer system 200 incorporated with the teachings of the present invention on authenticating write data before allowing the write data to be written into a protected non-volatile storage. Exemplary computer system 200 includes processor 212, processor bus 214, cache memory 216, memory controller 218, and a plurality of other memory units 220-224 coupled to each other as shown. Other memory units 220-224 include main memory 220, system management memory 222, and FLASH memory 224. In accordance to the present invention, exemplary computer system 200 includes in particular FLASH security circuitry 226. Additionally, computer system 200 includes bridge circuits 228 a-228 b, high performance and standard (input/output) I/O buses 230 a-230 b, general purpose I/O (GPIO) ports 232, hard and diskette storages 234-236, keyboard and cursor control device 238, and display 240, coupled to each other and the above enumerated elements as shown.

For the illustrated embodiment, buses 214, 230 a and 230 b are disposed on motherboard 242. Elements 212, 216-226, 228 a-228 b and 232 are either removably interconnected to motherboard 242 via sockets (not shown) or “soldered” onto motherboard 242, whereas elements 234-238 are coupled to motherboard 42 through cables and connectors (not shown).

Processor 212 performs the conventional function of executing code. Processor 212 is equipped to execute code in multiple modes including a system management mode (SMM). Processor 212 is also equipped to respond to a wide variety of interrupts including a system management interrupt (SMI), which places processor 212 in SMM. Memory controller 218 and volatile memory units 216, 220 and 222 perform the conventional functions of controlling memory access, and providing execution time storage respectively. In particular, for each write access to memory, memory controller 218 generates a MEMW# signal for the addressed memory unit. Memory controller 218 normally does not map system management memory 222 as part of the normal system memory space. System management memory 222 is mapped into the system memory space, when processor 212 enters SMM. Furthermore, except for system initialization, processor mode transition, and execution in SMM, system management memory 222 is write disabled.

FLASH memory 224 performs its conventional function of providing non-volatile storage respectively. In particular, FLASH memory 224 stores system BIOS. During system initialization, the bulk of the system BIOS that are not security sensitive are loaded into main memory 220, whereas the remaining system BIOS (including in particular the write data authentication functions) that are security sensitive are loaded into system management memory 224. Flash security circuit 226 protects FLASH memory 224 from unauthorized write accesses, by keeping FLASH memory 224 write disabled, and generating an SMI to invoke the secured system BIOS write data authentication functions in system management memory 222 to authenticate the write data, whenever it enables FLASH memory 224 for a write access. General purpose I/O ports 232 also perform their conventional functions for providing I/O ports to a variety of peripherals. In particular, one of the I/O ports is used to notify FLASH security circuit 226 of a write request to FLASH memory 224. The write request is denoted by writing to a corresponding register of the I/O port using a standard I/O instruction of exemplary computer system 200.

Hard disk storage 234 also performs the conventional function of providing non-volatile storage. In particular, hard disk storage 234 stores operating system of exemplary computer system 200. During system initialization, operating system is loaded into main memory 220. All other elements perform their conventional function known in the art. Except for the particularized functions and/or requirements, all enumerated elements are intended to represent a broad category of these elements found in computer systems.

FIG. 4 illustrates system BIOS and operating system of exemplary computer system 200 in further detail. As shown, system BIOS 260 includes init function 262, FLASH copy utility 264, message digest function 266, decryption function 268, public key 270, digest comparison function 272, SMI handler 274 and read/write service 276, whereas, for some embodiments, operating system 250 includes FLASH utility 252.

Init function 262 initializes system BIOS 260 during system initialization, including loading FLASH copy utility 264, message digest function 266, decryption function 268, public key 270, digest comparison function 272, and SMI handler 274 into system management memory 222. As described earlier, system management memory 222 is normally not mapped into system management space, unless a SMI is triggered placing processor 212 in SMM, and system management memory 222 is write disabled except for initialization, processor mode transition, and execution in SMM. Accordingly, these system BIOS functions are secured from malicious modification.

SMI handler 274 services SM's, invoking other functions (including the write data authentication functions) as necessary, depending on the cause of a particular SMI. As will be described in more detail below, SMI handler 274 is given control upon entry into SMM. As described earlier, message digest 266 generates a digest in real time for the write data of a FLASH write request, in accordance to the content of the write data, and decryption function 268 decrypts the electronic signature “attached” to the write data of the FLASH write request using public key 270, to reconstitute the FLASH write data's original digest. Digest comparison function 272 compares the two digests, and finally FLASH copy utility 264 performs the actual writing of the authenticated data into FLASH memory 224. Message digest function 266, decryption function 268, digest comparison function 272, and FLASH copy utility 264 are invoked in due course by SMI handler 274 upon determining that a SMI is triggered by FLASH security circuitry 226.

Read/Write services 276 provides read and write services to I/O devices. Read/Write services 276 are among the bulk of the BIOS functions that are loaded into main memory 220 during system start up.

For some embodiments, FLASH utility 252 is included to perform various FLASH related functions including in particular copying of FLASH write data from an external source medium to a buffer in main memory 220, and then copying the FLASH write data from the buffer into FLASH memory 224 by way of read/write services 276, which invokes message digest function 266, decryption function 268, etc., to validate the FLASH write data, and if validated, FLASH copy utility 264 to perform the actual writing, to be described more fully below. Examples of such FLASH write data are system BIOS additions, deletions, and modifications described earlier, and an example of an external source medium is a diskette.

FIG. 5 illustrates FLASH security circuit 226 in further detail. As shown, FLASH security circuit 226 includes first and second drivers 278 and 280. The input (ENFW#) of first driver 278 is provided by one of the I/O ports of GPIO ports 232, whereas the output of first driver 278 is coupled to a signal line coupling a SMI trigger mechanism to processor 212. Thus, whenever, GPIO ports 232 sets ENFW# active to enable write access, in response to a FLASH write request, first driver 278 causes a SMI to be triggered for processor 212.

The inputs (ENFW# and MEMW#) of second driver 280 are provided by the same I/O port of general purpose I/O ports 232 and memory controller 218 respectively, whereas the output (FLASHWE#) of second driver 280 is provided to FLASH memory 224. FLASHWE# is tri-stated. FLASHWE# becomes active, when both MEMW# and ENFW# are active. In other words, the write signal (MEMW#) from memory controller 218 is qualified by ENFW#, which at the same time through first driver 278 would cause a SMI to be triggered. Thus, the secured authentication functions stored in system management memory 222 would be invoked to authenticate the write data before allowing them to be written into FLASH memory 224.

FIG. 6 illustrates execution flow of the exemplary computer system in SMM. As shown, upon detection of an SMI, processor 212 directs memory controller 218 to switch in and map system management memory 222 as part of the system memory space, and in response, memory controller 218 performs the requested switching and mapping accordingly, step 282. Next, processor 212 saves the processor state into system management memory 222, step 284. Upon saving the processor state, processor 212 transfers execution control to pre-stored SM handler 274, step 286.

SMI handler 274 then determines the cause of the SMI and services the SMI accordingly, invoking other routines such as the authentication functions as necessary. Upon servicing the SMI, SMI handler 274 executes a Resume instruction to transfer execution control back to the interrupted programs. In response, processor 212 restores the saved processor state from system management memory 222, step 288. Furthermore, processor 212 directs memory controller 218 to unmap system management memory 222 from the system memory space and switch out system management memory 222. In response, memory controller 218 performs the requested unmapping and switching accordingly, step 290.

As a result, the SMI is serviced in a manner that is transparent to the executing operating system, subsystems as well as applications. In other words, an SMI is a transparent system service interrupt.

FIG. 7 illustrates one embodiment of the execution flow for writing data into FLASH memory 224. As shown, in response to a write request from an application, such as FLASH utility 252 described earlier, read/write services 276 set up the physical address pointers to the write data, step 302. Next, for the illustrated embodiment, read/write services 276 generate a software SMI to enter SMM and to provide the SMI handler with the physical address pointers of the write data, step 304. A software SMI is used and preferred at this point in time as opposed to the designated GPIO port 232 because FLASH memory would remain disabled during the authentication process.

Upon entry into SMM, as described earlier, SMI handler 274 is given control. Upon ascertaining the reason for the SMI, SMI handler 274 invokes message digest 266 and decryption function 268 to authenticate the write data identified by the physical address pointers, step 306. If the write data fails the authentication process, step 308, SMI handler 274 sets the appropriate error flags, step 310, clears the designated GPIO port, step 316, and exits SMM. Upon given control again, read/write services 276 returns to the caller, after performing the necessary “clean ups”.

On the other hand, if at step 308, the write data passes the authentication process, SMI handler 274 enables write to FLASH memory 224, by setting the designated GPIO port 232, step 312. Once enabled, the authenticated write data are copied into FLASH memory 224, step 314. After all authenticated write data have been copied, as described earlier, SMI handler 274 clears the designated GPIO port 232, and exits SMM. Upon given control again, read/write services 276 returns to the caller, after performing the necessary “clean ups”.

As described earlier, when SMI handler 274 enables write to FLASH memory 224 by way of the designated GPIO port, in addition to enabling FLASH memory 224 for write, a SMI is triggered. However, since this “new” SMI is triggered while the system is in SMM, the “new” SMI is discarded. The reason why the “new” SMI is triggered is because for the illustrated embodiment, the designated GPIO port 232 may be set outside SMM. The “automatic” SMI will ensure that the write data will be authenticated in the event that happens, preventing any possibility of bypassing the authentication process.

Thus, methods and apparatus for preventing unauthorized access to a protected non-volatile memory have been described. While the method and apparatus of the present invention has been described in terms of the above illustrated embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described. The present invention can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of restrictive on the present invention.

Claims (34)

What is claimed is:
1. In a computer system comprising a non-volatile storage having stored therein data content, a method for protecting the non-volatile storage from unauthorized write access, the method comprising:
a) reading a plurality of associated authentication functions from the non-volatile storage, and securing the plurality of associated authentication functions on the computer system; and
b) selectively invoking the associated authentication functions to authenticate the write data of a write access to the non-volatile storage.
2. The computer implemented method as set forth in claim 1, wherein step (a) comprises securing the authentication functions in a secured portion of memory of the computer system.
3. The computer implemented method as set forth in claim 2, wherein the authentication functions of step (a) are implemented as a plurality of system basic input/output services (BIOS) of the computer system; and step (a) comprises copying the plurality of system BIOS into system management memory of the computer system during system initialization, the system management memory being normally not mapped into a normal system memory space of the computer system except when the computer system is executing in a system management mode, and the system management memory being write protected except for system initialization and system execution mode transition.
4. The computer implemented method as set forth in claim 1, wherein the associated electronic signature is generated by encrypting a first digest with a secret private key, the first digest being generated based on the content of the write data of the write access; and step (b) comprises
(b.1) invoking a secured decryption function of the secured authentication functions to reconstitute the first digest by decrypting the associated electronic signature using a secured public key complementary to the secret private key,
(b.2) invoking a secured message digest function of the secured authentication functions to generate a second digest based on the content of the write data of the write access, and
(b.3) invoking a secured digest comparison function of the secured authentication functions to determine if the write data of the write access is authentic by comparing the first and second digests.
5. The computer implemented method as set forth in claim 4, wherein step (b) further comprises step (b.4) conditionally invoking a secured copy utility of the secured authentication functions to copy the write data into the protected nonvolatile storage if the first and second digests compared successfully in step (b.3).
6. The computer implemented method of claim 4, wherein unsecuring the secured associated authentication functions (b.1) comprises issuing a system management interrupt (SMI) placing the computer system into SMM, wherein the system management memory is mapped to the normal memory space from which the associated authentication functions are selectively invoked to authenticate received data.
7. A computer system comprising:
(a) a non-volatile storage having stored therein data content;
(b) a plurality of authentication functions associated with the data content and stored in the non-volatile storage, to authenticate the write data of a write access to the non-volatile storage wherein the associated authentication functions authenticate the write data using an electronic signature which is functionally dependent on the content of the write data;
(c) a secured memory unit to store and secure the plurality of associated authentication functions when read from the non-volatile storage; and
(d) a processor coupled to the non-volatile storage and the secured memory unit to selectively invoke the associated authentication functions to authenticate the write data of a write access to the non-volatile storage.
8. The computer system as set forth in claim 7, wherein the plurality of authentication functions include
a decryption function for reconstituting a first digest by decrypting the electronic signature with a public key, the electronic signature being generated by encrypting the first digest with a secret private key in a complementary manner,
a message digest function for generating a second digest based on the content of the write data of the write access in the same manner the first digest was generated, and
a digest comparison function for determining whether the write data of the write access is authentic by comparing the first and second digests.
9. The computer system as set forth in claim 8, wherein the decryption function, the message digest function and the digest comparison function are implemented as a plurality of system basic input/output services (BIOS) of the computer system, which are copied into the secured memory unit during system initialization, the secured memory unit being normally not mapped into a normal system memory space of the computer system except when the processor is executing in a system management mode, and the secured memory unit being write protected except for system initialization and processor execution mode transition.
10. The computer system as set forth in claim 9, wherein
the non-volatile storage is a FLASH memory storage unit for storing system BIOS;
the decryption function, the message digest function, the digest encryption function and the public key are pre-stored in the FLASH memory storage unit;
the computer system further includes main memory coupled to the processor; and
the write data of the write access are system BIOS updates staged in a buffer in the main memory.
11. The computer system as set forth in claim 10, wherein
the computer system further includes a memory controller coupled to the processor, the main memory, the secured memory unit and the FLASH memory for controlling memory access;
a FLASH security circuit coupled to the memory controller and the FLASH memory for qualifying a write signal provided by the memory controller to the FLASH memory for the write access, and for generating an interrupt to place the processor in the system management mode.
12. The computer system as set forth in claim 11, wherein
the computer system further includes an I/O port coupled to the processor and the FLASH security circuit for notifying the FLASH security circuit of the write access.
13. The computer system as set forth in claim 8, wherein the plurality of authentication functions further include a copy function for conditionally copying the write data of the write access into the non-volatile storage if the digest comparison function successfully compares the first and second digests.
14. The computer system of claim 7, wherein the processor enters system management mode (SMM) upon receipt of a system management interrupt (SMI), whereafter, the processor selectively invokes the associated authentication functions to authenticate received data.
15. A computer system motherboard comprising:
(a) a non-volatile memory storage unit; and
(b) system basic input/output services (BIOS) and a plurality of associated authentication functions stored in the non-volatile memory storage unit, wherein the plurality of associated authentication functions authenticate the write data of a write access to update the system BIOS using an electronic signature that is functionally dependent on the content of the system BIOS updates.
16. The computer system motherboard as set forth in claim 15, wherein the computer system motherboard further includes
(c) main memory for staging the system BIOS updates in a buffer.
17. The computer system motherboard as set forth in claim 16, wherein the computer system motherboard further includes
(d) system management memory for storing and securing the plurality of authentication functions during operation of the computer system, the plurality of authentication functions being copied into the system management memory during system initialization, the system management memory being normally not mapped into a normal system memory space of the computer system except when the computer system is executing in a system management mode, and the system management memory being write protected except for system initialization and system execution mode transition.
18. The computer system motherboard as set forth in claim 17, wherein the computer system motherboard further comprises
(e) a processor coupled to the non-volatile memory storage and the system management memory for invoking the authentication functions during operation of the computer system in system management mode to authenticate the system BIOS updates, and to allow only authenticated system BIOS updates to be written from the buffer of main memory into the non-volatile memory storage unit.
19. The computer system motherboard as set forth in claim 18, wherein the computer system motherboard further comprises:
(f) a memory controller coupled to the processor, the main memory, the system management memory and the non-volatile memory storage unit for controlling memory access;
(g) a non-volatile memory access security circuit coupled to the memory controller and the non-volatile memory storage unit for qualifying a write signal provided by the memory controller to the non-volatile memory storage unit for a write access initiated to write the system BIOS updates into the non-volatile memory storage unit, and for generating an interrupt to place the computer system in the system management mode.
20. The computer system motherboard as set forth in claim 19, wherein the computer system motherboard further includes an I/O port coupled to the processor and the non-volatile memory access security circuit for notifying the non-volatile memory security circuit of the write access.
21. The computer system motherboard of claim 17, wherein the computer system enters system management mode (SMM) upon receipt of a system management interrupt (SMI), whereafter the computer system selectively invokes the associated authentication functions to authenticate received data.
22. The computer system motherboard as set forth in claim 15, wherein the plurality of authentication functions include
a decryption function for reconstituting a first digest by decrypting the electronic signature with a public key, the electronic signature being generated by encrypting the first digest with a secret private key in a complementary manner,
a message digest function for generating a second digest based on the content of the system BIOS updates in the same manner the first digest was generated, and
a digest comparison function for determining whether the system BIOS updates are authentic by comparing the first and second digests.
23. The computer system as set forth in claim 22, wherein the plurality of authentication functions further include a copy function for conditionally copying the system BIOS updates into the non-volatile memory storage unit if the digest comparison function successfully compares the first and second digests.
24. A storage medium having stored thereon a plurality of executable instructions that, when executed, implement a set of system basic input/output services (BIOS) and authenticate a system BIOS update using an electronic signature associated with the system BIOS update, wherein the content of the electronic signature is functionally dependent on the content of the system BIOS update.
25. The storage medium of claim 24, wherein the plurality of executable instructions for authenticating a system BIOS update may be read from the storage medium and retained in secured memory upon initialization of a host computer system.
26. The storage medium of claim 25, wherein the secured memory is a system management memory that is not mapped into system memory space of the computer system unless the computer system is to execute in a system management mode, and the system management memory is write protected except for system initialization and system execution mode transition.
27. The storage medium of claim 24, wherein the plurality of executable instructions, when executed, implement:
a decryption function that uses a public key to decrypt an electronic signature to generate a first digest,
a message digest function to generate a second digest based, at least in part, on the content of a system BIOS update, and
a digest comparison function for comparing the first digest to the second digest.
28. The storage medium of claim 24, wherein the plurality of executable instructions, when executed, further copy a system BIOS update into the storage medium if the digest comparison function indicates that the first digest and the second digest are complementary.
29. A FLASH memory having stored therein a plurality of executable instructions that, when executed, authenticate a system BIOS update.
30. The FLASH memory of claim 29, wherein the executable instructions, when executed, use a public key to decrypt an electronic signature to generate a first digest.
31. The FLASH memory of claim 30, wherein the executable instructions, when executed, apply a message digest function to a system BIOS update to generate a second digest.
32. The FLASH memory of claim 31, wherein the executable instructions, when executed, compare the first digest with the second digest.
33. A FLASH memory having stored therein a plurality of executable instructions that, when executed, authenticate a BIOS update by:
a) decrypting an electronic signature to generate a first digest;
b) creating a second digest from a system BIOS update; and
c) comparing the first digest with the second digest.
34. A storage medium having stored therein:
a) a plurality of executable instructions that, when executed, present a system BIOS update for authentication by a computer system having a non-volatile memory containing a BIOS; and
b) an electronic signature for the system BIOS update.
US09111542 1996-02-09 1998-07-08 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage Expired - Lifetime US6510521B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08598803 US5835594A (en) 1996-02-09 1996-02-09 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US09111542 US6510521B1 (en) 1996-02-09 1998-07-08 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09111542 US6510521B1 (en) 1996-02-09 1998-07-08 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage

Publications (1)

Publication Number Publication Date
US6510521B1 true US6510521B1 (en) 2003-01-21

Family

ID=24396977

Family Applications (3)

Application Number Title Priority Date Filing Date
US08598803 Expired - Lifetime US5835594A (en) 1996-02-09 1996-02-09 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US09002776 Expired - Lifetime US6249872B1 (en) 1996-02-09 1998-01-05 Method and apparatus for increasing security against unauthorized write access to a protected memory
US09111542 Expired - Lifetime US6510521B1 (en) 1996-02-09 1998-07-08 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08598803 Expired - Lifetime US5835594A (en) 1996-02-09 1996-02-09 Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US09002776 Expired - Lifetime US6249872B1 (en) 1996-02-09 1998-01-05 Method and apparatus for increasing security against unauthorized write access to a protected memory

Country Status (4)

Country Link
US (3) US5835594A (en)
EP (2) EP1467513A3 (en)
DE (2) DE69733123T2 (en)
WO (1) WO1997029569A1 (en)

Cited By (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020049909A1 (en) * 2000-03-08 2002-04-25 Shuffle Master Encryption in a secure computerized gaming system
US20030009679A1 (en) * 2001-07-09 2003-01-09 Smith David W. Software modem with privileged mode decryption of control codes
US20030009692A1 (en) * 2001-07-09 2003-01-09 Smith David W. Software modem with privileged mode oversight of control parameters
US20030069074A1 (en) * 2001-09-10 2003-04-10 Shuffle Master, Inc. Method for developing gaming programs compatible with a computerized gaming operating system and apparatus
US20030078103A1 (en) * 2001-09-28 2003-04-24 Igt Game development architecture that decouples the game logic from the graphics logic
US6591362B1 (en) * 1999-11-26 2003-07-08 Inventech Corporation System for protecting BIOS from virus by verified system management interrupt signal source
US20030135744A1 (en) * 2002-01-11 2003-07-17 International Business Machines Corporation Method and system for programming a non-volatile device in a data processing system
US6640007B1 (en) * 1998-12-07 2003-10-28 Hitachi, Ltd. Electronic writing implement and method of electronic writing
US20030203755A1 (en) * 2002-04-25 2003-10-30 Shuffle Master, Inc. Encryption in a secure computerized gaming system
US20030224858A1 (en) * 2001-03-08 2003-12-04 Yoseloff Mark L. Computerized gaming system, method and apparatus
US6715074B1 (en) * 1999-07-27 2004-03-30 Hewlett-Packard Development Company, L.P. Virus resistant and hardware independent method of flashing system bios
US20040068654A1 (en) * 2001-08-08 2004-04-08 Igt Process verification
US20040156536A1 (en) * 2003-02-11 2004-08-12 Zank Anthony E. Wireless signature management system
EP1447733A1 (en) * 2003-02-17 2004-08-18 Hewlett-Packard Development Company, L.P. Data processing system and method
US20040172550A1 (en) * 2003-02-27 2004-09-02 Fujitsu Limited Security system, information management system, encryption support system, and computer program product
US20040186947A1 (en) * 2003-03-19 2004-09-23 Matsushita Electric Industrial Co., Ltd. Access control system for nonvolatile memory
US20040198479A1 (en) * 2000-03-08 2004-10-07 Igt Computerized gaming system, method and apparatus
US20050081048A1 (en) * 2003-10-14 2005-04-14 Komarla Eshwari P. Data security
US20050192092A1 (en) * 2001-09-28 2005-09-01 Igt Decoupling of the graphical presentation of a game from the presentation logic
US20050235264A1 (en) * 2000-06-23 2005-10-20 Hines Kenneth J Behavioral abstractions for debugging coordination-centric software designs
WO2005101160A1 (en) * 2004-03-19 2005-10-27 Secure Machines S.A. Method and device for controlling an access to peripherals
US20060085652A1 (en) * 2004-10-20 2006-04-20 Zimmer Vincent J Data security
US20060129744A1 (en) * 2004-12-13 2006-06-15 Rothman Michael A Method and apparatus for enabling non-volatile content filtering
US7073064B1 (en) * 2000-03-31 2006-07-04 Hewlett-Packard Development Company, L.P. Method and apparatus to provide enhanced computer protection
US20060174240A1 (en) * 2005-02-02 2006-08-03 Insyde Software Corporation System and method for updating firmware in a secure manner
US20060224685A1 (en) * 2005-03-29 2006-10-05 International Business Machines Corporation System management architecture for multi-node computer system
US20060256965A1 (en) * 2001-08-06 2006-11-16 Igt Digital identification of unique game characteristics
US20070135216A1 (en) * 2001-11-26 2007-06-14 Igt Pass-through live validation device and method
US20070168574A1 (en) * 2005-09-28 2007-07-19 Dell Products L.P. System and method for securing access to general purpose input/output ports in a computer system
US20070192577A1 (en) * 2001-11-01 2007-08-16 Kozuch Michael A Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US20070198856A1 (en) * 2000-01-06 2007-08-23 Super Talent Electronics Inc. Secure Flash-Memory Card Reader with Host-Encrypted Data on a Flash-Controller-Mastered Bus Parallel to a Local CPU Bus Carrying Encrypted Hashed Password and User ID
US20070220603A1 (en) * 2004-08-17 2007-09-20 Oberthur Card Systems Sa Data Processing Method and Device
US20080102919A1 (en) * 2001-09-28 2008-05-01 Igt Pluggable modular gaming modifiers and configuration templates for gaming environments
US20080155509A1 (en) * 2006-10-31 2008-06-26 Ntt Docomo, Inc. Operating system monitoring setting information generator apparatus and operating system monitoring apparatus
US20080282088A1 (en) * 2007-05-09 2008-11-13 Rudelic John C Authenticated nonvolatile memory signing operations
US7496727B1 (en) 2005-12-06 2009-02-24 Transmeta Corporation Secure memory access system and method
US20100017625A1 (en) * 2003-11-20 2010-01-21 Johnson Richard C Architecure, system, and method for operating on encrypted and/or hidden information
US7681046B1 (en) 2003-09-26 2010-03-16 Andrew Morgan System with secure cryptographic capabilities using a hardware specific digital secret
US20100178977A1 (en) * 2009-01-15 2010-07-15 Igt Egm authentication mechanism using multiple key pairs at the bios with pki
US20110258410A1 (en) * 2010-04-19 2011-10-20 Dell Products, Lp Selective Management Controller Authenticated Access Control to Host Mapped Resources
US8639946B2 (en) 2005-06-24 2014-01-28 Sigmatel, Inc. System and method of using a protected non-volatile memory
US20150134974A1 (en) * 2013-11-13 2015-05-14 Via Technologies, Inc. Apparatus and method for securing bios in a trusted computing system
US9507942B2 (en) 2013-11-13 2016-11-29 Via Technologies, Inc. Secure BIOS mechanism in a trusted computing system
US9547767B2 (en) 2013-11-13 2017-01-17 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US20170098081A1 (en) * 2013-11-13 2017-04-06 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US20170098082A1 (en) * 2013-11-13 2017-04-06 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US9767288B2 (en) 2013-11-13 2017-09-19 Via Technologies, Inc. JTAG-based secure BIOS mechanism in a trusted computing system
US9779242B2 (en) 2013-11-13 2017-10-03 Via Technologies, Inc. Programmable secure bios mechanism in a trusted computing system
US9779243B2 (en) 2013-11-13 2017-10-03 Via Technologies, Inc. Fuse-enabled secure BIOS mechanism in a trusted computing system
US9798880B2 (en) 2013-11-13 2017-10-24 Via Technologies, Inc. Fuse-enabled secure bios mechanism with override feature

Families Citing this family (169)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835594A (en) * 1996-02-09 1998-11-10 Intel Corporation Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
GB9605338D0 (en) * 1996-03-13 1996-05-15 Arendee Ltd Improvements in or relating to computer systems
JP3540511B2 (en) * 1996-06-18 2004-07-07 株式会社東芝 Electronic signature verification device
US7127741B2 (en) * 1998-11-03 2006-10-24 Tumbleweed Communications Corp. Method and system for e-mail message transmission
WO1999005814A3 (en) * 1997-07-24 1999-04-22 Worldtalk Corp E-mail firewall with stored key encryption/decryption
US7117358B2 (en) * 1997-07-24 2006-10-03 Tumbleweed Communications Corp. Method and system for filtering communication
US6378072B1 (en) * 1998-02-03 2002-04-23 Compaq Computer Corporation Cryptographic system
US6243809B1 (en) * 1998-04-30 2001-06-05 Compaq Computer Corporation Method of flash programming or reading a ROM of a computer system independently of its operating system
US6401208B2 (en) * 1998-07-17 2002-06-04 Intel Corporation Method for BIOS authentication prior to BIOS execution
US6832320B1 (en) 1998-07-28 2004-12-14 Hewlett-Packard Development Company, L.P. Ownership tag on power-up screen
US6405311B1 (en) * 1998-07-28 2002-06-11 Compaq Computer Corporation Method for storing board revision
US6735696B1 (en) * 1998-08-14 2004-05-11 Intel Corporation Digital content protection using a secure booting method and apparatus
US6327660B1 (en) 1998-09-18 2001-12-04 Intel Corporation Method for securing communications in a pre-boot environment
US6122732A (en) * 1998-10-23 2000-09-19 Compaq Computer Corporation System management interrupt for a desktop management interface/system management basic input output system interface function
US6408387B1 (en) * 1999-01-22 2002-06-18 Intel Corporation Preventing unauthorized updates to a non-volatile memory
US6643374B1 (en) 1999-03-31 2003-11-04 Intel Corporation Duty cycle corrector for a random number generator
US6795837B1 (en) 1999-03-31 2004-09-21 Intel Corporation Programmable random bit source
US6647494B1 (en) 1999-06-14 2003-11-11 Intel Corporation System and method for checking authorization of remote configuration operations
US6598165B1 (en) * 1999-06-18 2003-07-22 Phoenix Technologies Ltd. Secure memory
DE19946959B4 (en) * 1999-09-30 2009-05-07 Fujitsu Siemens Computers Gmbh A method for loading data for basic system routines
US6895556B1 (en) 1999-11-12 2005-05-17 International Business Machines Corporation System and method for providing access to displayed data
US6769059B1 (en) 1999-12-17 2004-07-27 Intel Corporation System for updating computer's existing video BIOS without updating the whole computer's system BIOS
US6785806B1 (en) 1999-12-30 2004-08-31 Intel Corporation Bios having macro/effector pairs for hardware initialization
US6732261B2 (en) * 1999-12-30 2004-05-04 Intel Corporation Method and apparatus for implementing a register scan process
US6629192B1 (en) 1999-12-30 2003-09-30 Intel Corporation Method and apparatus for use of a non-volatile storage management system for PC/AT compatible system firmware
US6594663B2 (en) 1999-12-30 2003-07-15 Intel Corporation Method and apparatus for implementing and maintaining a configuration database
DE10002203B4 (en) * 2000-01-19 2009-12-10 Robert Bosch Gmbh Method for protecting a microcomputer system from manipulation of data stored in a memory device of the microcomputer system data
US6615286B1 (en) 2000-02-14 2003-09-02 Intel Corporation Method and apparatus for updating device driver control data
US6792438B1 (en) * 2000-03-31 2004-09-14 Intel Corporation Secure hardware random number generator
US6507904B1 (en) 2000-03-31 2003-01-14 Intel Corporation Executing isolated mode instructions in a secure system running in privilege rings
US7073071B1 (en) 2000-03-31 2006-07-04 Intel Corporation Platform and method for generating and utilizing a protected audit log
US6990579B1 (en) 2000-03-31 2006-01-24 Intel Corporation Platform and method for remote attestation of a platform
US6687721B1 (en) 2000-03-31 2004-02-03 Intel Corporation Random number generator with entropy accumulation
US7082615B1 (en) 2000-03-31 2006-07-25 Intel Corporation Protecting software environment in isolated execution
US7194634B2 (en) 2000-03-31 2007-03-20 Intel Corporation Attestation key memory device and bus
US6760441B1 (en) 2000-03-31 2004-07-06 Intel Corporation Generating a key hieararchy for use in an isolated execution environment
US6678825B1 (en) 2000-03-31 2004-01-13 Intel Corporation Controlling access to multiple isolated memories in an isolated execution environment
US7013484B1 (en) 2000-03-31 2006-03-14 Intel Corporation Managing a secure environment using a chipset in isolated execution mode
US6996710B1 (en) 2000-03-31 2006-02-07 Intel Corporation Platform and method for issuing and certifying a hardware-protected attestation key
US7089418B1 (en) 2000-03-31 2006-08-08 Intel Corporation Managing accesses in a processor for isolated execution
US6769058B1 (en) 2000-03-31 2004-07-27 Intel Corporation Resetting a processor in an isolated execution environment
US7356817B1 (en) 2000-03-31 2008-04-08 Intel Corporation Real-time scheduling of virtual machines
US6754815B1 (en) 2000-03-31 2004-06-22 Intel Corporation Method and system for scrubbing an isolated area of memory after reset of a processor operating in isolated execution mode if a cleanup flag is set
US7013481B1 (en) 2000-03-31 2006-03-14 Intel Corporation Attestation key memory device and bus
US6957332B1 (en) 2000-03-31 2005-10-18 Intel Corporation Managing a secure platform using a hierarchical executive architecture in isolated execution mode
US6934817B2 (en) 2000-03-31 2005-08-23 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US6633963B1 (en) 2000-03-31 2003-10-14 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US6795905B1 (en) 2000-03-31 2004-09-21 Intel Corporation Controlling accesses to isolated memory using a memory controller for isolated execution
US6976162B1 (en) 2000-06-28 2005-12-13 Intel Corporation Platform and method for establishing provable identities while maintaining privacy
US6986052B1 (en) 2000-06-30 2006-01-10 Intel Corporation Method and apparatus for secure execution using a secure memory partition
US7793111B1 (en) 2000-09-28 2010-09-07 Intel Corporation Mechanism to handle events in a machine with isolated execution
US7389427B1 (en) 2000-09-28 2008-06-17 Intel Corporation Mechanism to secure computer output from software attack using isolated execution
US7111005B1 (en) * 2000-10-06 2006-09-19 Oracle International Corporation Method and apparatus for automatic database encryption
US7484081B1 (en) * 2000-10-10 2009-01-27 Altera Corporation Method and apparatus for protecting designs in SRAM-based programmable logic devices
US7797729B2 (en) * 2000-10-26 2010-09-14 O2Micro International Ltd. Pre-boot authentication system
US7215781B2 (en) 2000-12-22 2007-05-08 Intel Corporation Creation and distribution of a secret value between two devices
US20020083318A1 (en) * 2000-12-26 2002-06-27 Larose Gordon Edward Method and system for software integrity control using secure hardware assist
US6907600B2 (en) 2000-12-27 2005-06-14 Intel Corporation Virtual translation lookaside buffer
US7035963B2 (en) 2000-12-27 2006-04-25 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
US7225441B2 (en) * 2000-12-27 2007-05-29 Intel Corporation Mechanism for providing power management through virtualization
US7818808B1 (en) 2000-12-27 2010-10-19 Intel Corporation Processor mode for limiting the operation of guest software running on a virtual machine supported by a virtual machine monitor
US6976172B2 (en) * 2000-12-28 2005-12-13 Intel Corporation System and method for protected messaging
US7350083B2 (en) * 2000-12-29 2008-03-25 Intel Corporation Integrated circuit chip having firmware and hardware security primitive device(s)
US7120248B2 (en) * 2001-03-26 2006-10-10 Hewlett-Packard Development Company, L.P. Multiple prime number generation using a parallel prime number search algorithm
US7016494B2 (en) * 2001-03-26 2006-03-21 Hewlett-Packard Development Company, L.P. Multiple cryptographic key precompute and store
US7096497B2 (en) * 2001-03-30 2006-08-22 Intel Corporation File checking using remote signing authority via a network
US7272831B2 (en) 2001-03-30 2007-09-18 Intel Corporation Method and apparatus for constructing host processor soft devices independent of the host processor operating system
US20020144121A1 (en) * 2001-03-30 2002-10-03 Ellison Carl M. Checking file integrity using signature generated in isolated execution
US7206933B2 (en) * 2001-07-09 2007-04-17 Advanced Micro Devices, Inc. Software modem with privileged mode driver authentication
US7191440B2 (en) 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US20030037244A1 (en) * 2001-08-16 2003-02-20 International Business Machines Corporation System management interrupt generation upon completion of cryptographic operation
US7484105B2 (en) * 2001-08-16 2009-01-27 Lenovo (Singapore) Ptd. Ltd. Flash update using a trusted platform module
US6711690B2 (en) 2001-09-17 2004-03-23 International Business Machines Corporation Secure write blocking circuit and method for preventing unauthorized write access to nonvolatile memory
US7865948B1 (en) 2001-12-03 2011-01-04 Advanced Micro Devices, Inc. Method and apparatus for restricted execution of security sensitive instructions
US7103771B2 (en) * 2001-12-17 2006-09-05 Intel Corporation Connecting a virtual token to a physical token
US20030126454A1 (en) * 2001-12-28 2003-07-03 Glew Andrew F. Authenticated code method and apparatus
DE10164419A1 (en) * 2001-12-29 2003-07-17 Philips Intellectual Property Method and apparatus for protecting digital circuit parts
US7308576B2 (en) 2001-12-31 2007-12-11 Intel Corporation Authenticated code module
US20030126453A1 (en) * 2001-12-31 2003-07-03 Glew Andrew F. Processor supporting execution of an authenticated code instruction
US7480806B2 (en) 2002-02-22 2009-01-20 Intel Corporation Multi-token seal and unseal
US7124273B2 (en) * 2002-02-25 2006-10-17 Intel Corporation Method and apparatus for translating guest physical addresses in a virtual machine environment
US7631196B2 (en) 2002-02-25 2009-12-08 Intel Corporation Method and apparatus for loading a trustable operating system
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US7028149B2 (en) 2002-03-29 2006-04-11 Intel Corporation System and method for resetting a platform configuration register
US20030191943A1 (en) * 2002-04-05 2003-10-09 Poisner David I. Methods and arrangements to register code
US7058807B2 (en) * 2002-04-15 2006-06-06 Intel Corporation Validation of inclusion of a platform within a data center
US20030196100A1 (en) * 2002-04-15 2003-10-16 Grawrock David W. Protection against memory attacks following reset
US7076669B2 (en) * 2002-04-15 2006-07-11 Intel Corporation Method and apparatus for communicating securely with a token
US7127548B2 (en) 2002-04-16 2006-10-24 Intel Corporation Control register access virtualization performance improvement in the virtual-machine architecture
EP1357454A1 (en) * 2002-04-23 2003-10-29 Hewlett-Packard Company Data processing system and method with protected BIOS
US7139890B2 (en) 2002-04-30 2006-11-21 Intel Corporation Methods and arrangements to interface memory
US20030226014A1 (en) * 2002-05-31 2003-12-04 Schmidt Rodney W. Trusted client utilizing security kernel under secure execution mode
US6820177B2 (en) 2002-06-12 2004-11-16 Intel Corporation Protected configuration space in a protected environment
US7142674B2 (en) 2002-06-18 2006-11-28 Intel Corporation Method of confirming a secure key exchange
US7392415B2 (en) * 2002-06-26 2008-06-24 Intel Corporation Sleep protection
US7124327B2 (en) 2002-06-29 2006-10-17 Intel Corporation Control over faults occurring during the operation of guest software in the virtual-machine architecture
US6996748B2 (en) 2002-06-29 2006-02-07 Intel Corporation Handling faults associated with operation of guest software in the virtual-machine architecture
US6904493B2 (en) * 2002-07-11 2005-06-07 Animeta Systems, Inc. Secure flash memory device and method of operation
US7296267B2 (en) 2002-07-12 2007-11-13 Intel Corporation System and method for binding virtual machines to hardware contexts
EP1391819A1 (en) * 2002-08-19 2004-02-25 Hewlett-Packard Company Data processing system and method
US7165181B2 (en) 2002-11-27 2007-01-16 Intel Corporation System and method for establishing trust without revealing identity
US20040117532A1 (en) * 2002-12-11 2004-06-17 Bennett Steven M. Mechanism for controlling external interrupts in a virtual machine system
US7073042B2 (en) 2002-12-12 2006-07-04 Intel Corporation Reclaiming existing fields in address translation data structures to extend control over memory accesses
US20040117318A1 (en) * 2002-12-16 2004-06-17 Grawrock David W. Portable token controlling trusted environment launch
US7318235B2 (en) * 2002-12-16 2008-01-08 Intel Corporation Attestation using both fixed token and portable token
US7318141B2 (en) 2002-12-17 2008-01-08 Intel Corporation Methods and systems to control virtual machines
US7793286B2 (en) * 2002-12-19 2010-09-07 Intel Corporation Methods and systems to manage machine state in virtual machine operations
US20040128345A1 (en) * 2002-12-27 2004-07-01 Robinson Scott H. Dynamic service registry
US7900017B2 (en) 2002-12-27 2011-03-01 Intel Corporation Mechanism for remapping post virtual machine memory pages
US20040128465A1 (en) * 2002-12-30 2004-07-01 Lee Micheil J. Configurable memory bus width
US20040153601A1 (en) * 2003-02-04 2004-08-05 Blankenagel John A. General purpose lines for memory write protection
US7415708B2 (en) 2003-06-26 2008-08-19 Intel Corporation Virtual machine management using processor state information
GB0317964D0 (en) * 2003-07-31 2003-09-03 Sony Uk Ltd Access control for digital content
US7177888B2 (en) 2003-08-01 2007-02-13 Intel Corporation Programmable random bit source
US7424709B2 (en) 2003-09-15 2008-09-09 Intel Corporation Use of multiple virtual machine monitors to handle privileged events
US7287197B2 (en) * 2003-09-15 2007-10-23 Intel Corporation Vectoring an interrupt or exception upon resuming operation of a virtual machine
US7739521B2 (en) 2003-09-18 2010-06-15 Intel Corporation Method of obscuring cryptographic computations
US7610611B2 (en) 2003-09-19 2009-10-27 Moran Douglas R Prioritized address decoder
US20050080934A1 (en) 2003-09-30 2005-04-14 Cota-Robles Erik C. Invalidating translation lookaside buffer entries in a virtual machine (VM) system
US7177967B2 (en) 2003-09-30 2007-02-13 Intel Corporation Chipset support for managing hardware interrupts in a virtual machine system
US7237051B2 (en) 2003-09-30 2007-06-26 Intel Corporation Mechanism to control hardware interrupt acknowledgement in a virtual machine system
US7366305B2 (en) 2003-09-30 2008-04-29 Intel Corporation Platform and method for establishing trust without revealing identity
US7636844B2 (en) 2003-11-17 2009-12-22 Intel Corporation Method and system to provide a trusted channel within a computer system for a SIM device
US20050108171A1 (en) * 2003-11-19 2005-05-19 Bajikar Sundeep M. Method and apparatus for implementing subscriber identity module (SIM) capabilities in an open platform
US20050108534A1 (en) * 2003-11-19 2005-05-19 Bajikar Sundeep M. Providing services to an open platform implementing subscriber identity module (SIM) capabilities
US8156343B2 (en) 2003-11-26 2012-04-10 Intel Corporation Accessing private data about the state of a data processing machine from storage that is publicly accessible
US8037314B2 (en) 2003-12-22 2011-10-11 Intel Corporation Replacing blinded authentication authority
CN1632828A (en) * 2003-12-24 2005-06-29 劲永国际股份有限公司 USB interface data processing card with data encrypting protection
US20050152539A1 (en) * 2004-01-12 2005-07-14 Brickell Ernie F. Method of protecting cryptographic operations from side channel attacks
US7836219B1 (en) * 2004-02-10 2010-11-16 Pmc-Sierra Us, Inc. System and method for authentication of embedded RAID on a host RAID card
US7802085B2 (en) 2004-02-18 2010-09-21 Intel Corporation Apparatus and method for distributing private keys to an entity with minimal secret, unique information
US20050216920A1 (en) * 2004-03-24 2005-09-29 Vijay Tewari Use of a virtual machine to emulate a hardware device
US7356735B2 (en) 2004-03-30 2008-04-08 Intel Corporation Providing support for single stepping a virtual machine in a virtual machine environment
US7620949B2 (en) 2004-03-31 2009-11-17 Intel Corporation Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
US7490070B2 (en) 2004-06-10 2009-02-10 Intel Corporation Apparatus and method for proving the denial of a direct proof signature
US20050288056A1 (en) * 2004-06-29 2005-12-29 Bajikar Sundeep M System including a wireless wide area network (WWAN) module with an external identity module reader and approach for certifying the WWAN module
US7305592B2 (en) 2004-06-30 2007-12-04 Intel Corporation Support for nested fault in a virtual machine environment
WO2006005292A1 (en) * 2004-07-14 2006-01-19 Siemens Aktiengesellschaft System comprising a processor and a memory linked with said processor via a data connection
EP1632829A1 (en) * 2004-09-03 2006-03-08 Canal + Technologies Data integrity checking circuit
US8612772B1 (en) * 2004-09-10 2013-12-17 Altera Corporation Security core using soft key
US8566616B1 (en) 2004-09-10 2013-10-22 Altera Corporation Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like
US7840962B2 (en) 2004-09-30 2010-11-23 Intel Corporation System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time
US8146078B2 (en) 2004-10-29 2012-03-27 Intel Corporation Timer offsetting mechanism in a virtual machine environment
US8924728B2 (en) 2004-11-30 2014-12-30 Intel Corporation Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information
US8533777B2 (en) 2004-12-29 2013-09-10 Intel Corporation Mechanism to determine trust of out-of-band management agents
US7685418B1 (en) 2005-01-19 2010-03-23 Altera Corporation Mechanisms and techniques for protecting intellectual property
US7395405B2 (en) 2005-01-28 2008-07-01 Intel Corporation Method and apparatus for supporting address translation in a virtual machine environment
US20060265544A1 (en) * 2005-05-17 2006-11-23 John Rudelic Internally authenticated flash remediation
US8670561B1 (en) * 2005-06-02 2014-03-11 Altera Corporation Method and apparatus for limiting use of IP
US7600259B2 (en) * 2005-06-08 2009-10-06 Symantec Corporation Critical period protection
US7809957B2 (en) 2005-09-29 2010-10-05 Intel Corporation Trusted platform module for generating sealed data
FR2893436B1 (en) * 2005-11-15 2008-02-15 Oberthur Card Syst Sa Securisation between electronic components of a portable electronic entity securisee
US8195945B2 (en) * 2005-12-01 2012-06-05 Sony Mobile Communications Ab Secure digital certificate storing scheme for flash memory and electronic apparatus
US8219829B2 (en) * 2005-12-08 2012-07-10 Intel Corporation Scheme for securing locally generated data with authenticated write operations
US20070162733A1 (en) * 2006-01-06 2007-07-12 Dell Products L.P. Secure CMOS
JP2007233725A (en) * 2006-03-01 2007-09-13 Freescale Semiconductor Inc Integrated circuit, wafer, and manufacturing method for integrated circuit
GB0604784D0 (en) * 2006-03-09 2006-04-19 Ttp Communications Ltd Integrity protection
US8014530B2 (en) 2006-03-22 2011-09-06 Intel Corporation Method and apparatus for authenticated, recoverable key distribution with no database secrets
EP1845707A1 (en) * 2006-04-10 2007-10-17 Telsey S.p.A. System and method for controlling conditional access by a decoder to multimedia information distributed over a communication network
US8402536B2 (en) * 2008-04-15 2013-03-19 Nokia Corporation Signature based authentication of the configuration of a configurable logic component
JPWO2010001544A1 (en) * 2008-07-01 2011-12-15 パナソニック株式会社 Drive device, the content playback apparatus, a recording apparatus, a data reading method, a program, a recording medium, and an integrated circuit
JP2010033576A (en) * 2008-07-30 2010-02-12 Pegatron Corp Electronic device and method for updating bios
US8495354B2 (en) * 2008-09-24 2013-07-23 Hewlett-Packard Development Company, L.P. Apparatus for determining during a power-on sequence, a value to be written to a first register in a secure area and the same value to a second register in non-secure area, which during a protected mode, the value is compared such that if it is equal, enabling writing to a memory
US8589702B2 (en) * 2010-05-28 2013-11-19 Dell Products, Lp System and method for pre-boot authentication of a secure client hosted virtualization in an information handling system
US8909852B1 (en) * 2011-12-30 2014-12-09 Google Inc. Disabling write protection on a serial peripheral interface chip
US9183394B2 (en) 2013-11-13 2015-11-10 Via Technologies, Inc. Secure BIOS tamper protection mechanism
US9318221B2 (en) 2014-04-03 2016-04-19 Winbound Electronics Corporation Memory device with secure test mode
EP2945092B1 (en) * 2014-05-15 2018-05-16 Winbond Electronics Corp. Memory device with secure test mode
US20160314288A1 (en) * 2015-04-22 2016-10-27 Qualcomm Incorporated Method and apparatus for write restricted storage

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4405829A (en) 1977-12-14 1983-09-20 Massachusetts Institute Of Technology Cryptographic communications system and method
US5050212A (en) 1990-06-20 1991-09-17 Apple Computer, Inc. Method and apparatus for verifying the integrity of a file stored separately from a computer
US5287519A (en) 1992-09-17 1994-02-15 International Business Machines Corp. LAN station personal computer system with controlled data access for normal and unauthorized users and method
US5421006A (en) * 1992-05-07 1995-05-30 Compaq Computer Corp. Method and apparatus for assessing integrity of computer system software
US5454000A (en) 1992-07-13 1995-09-26 International Business Machines Corporation Method and system for authenticating files
US5568552A (en) * 1994-09-07 1996-10-22 Intel Corporation Method for providing a roving software license from one node to another node
US5680547A (en) 1993-08-04 1997-10-21 Trend Micro Devices Incorporated Method and apparatus for controlling network and workstation access prior to workstation boot
US5713009A (en) 1995-09-08 1998-01-27 Digital Equipment Corporation Method and apparatus for configuring a computer system
US5844986A (en) 1996-09-30 1998-12-01 Intel Corporation Secure BIOS
US5848231A (en) 1996-02-12 1998-12-08 Teitelbaum; Neil System configuration contingent upon secure input
US5881287A (en) * 1994-08-12 1999-03-09 Mast; Michael B. Method and apparatus for copy protection of images in a computer system
US5919257A (en) 1997-08-08 1999-07-06 Novell, Inc. Networked workstation intrusion detection system
US5999711A (en) 1994-07-18 1999-12-07 Microsoft Corporation Method and system for providing certificates holding authentication and authorization information for users/machines
US6009524A (en) * 1997-08-29 1999-12-28 Compact Computer Corp Method for the secure remote flashing of a BIOS memory
US6034832A (en) * 1996-06-12 2000-03-07 Sony Corporation Recording medium having digital copy management data recorded therein, and recording apparatus and reproducing apparatus in which reproduction or recording operation is controlled on the basis of the digital copy management data
US6061794A (en) * 1997-09-30 2000-05-09 Compaq Computer Corp. System and method for performing secure device communications in a peer-to-peer bus architecture
US6067640A (en) * 1993-05-14 2000-05-23 Fujitsu Limited System for management of software employing memory for processing unit with regulatory information, for limiting amount of use and number of backup copies of software
US6189100B1 (en) * 1998-06-30 2001-02-13 Microsoft Corporation Ensuring the integrity of remote boot client data

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4278837A (en) * 1977-10-31 1981-07-14 Best Robert M Crypto microprocessor for executing enciphered programs
US4590552A (en) * 1982-06-30 1986-05-20 Texas Instruments Incorporated Security bit for designating the security status of information stored in a nonvolatile memory
US4521852A (en) * 1982-06-30 1985-06-04 Texas Instruments Incorporated Data processing device formed on a single semiconductor substrate having secure memory
US5175840A (en) * 1985-10-02 1992-12-29 Hitachi, Ltd. Microcomputer having a PROM including data security and test circuitry
US5144659A (en) * 1989-04-19 1992-09-01 Richard P. Jones Computer file protection system
US5022077A (en) * 1989-08-25 1991-06-04 International Business Machines Corp. Apparatus and method for preventing unauthorized access to BIOS in a personal computer system
US5103444A (en) 1990-04-12 1992-04-07 At&T Bell Laboratories Conference connection method in a multicast packet switching network
KR940004404B1 (en) * 1990-11-30 1994-05-25 김광호 Nonvolatile semiconductor memory device
US5293424A (en) * 1992-10-14 1994-03-08 Bull Hn Information Systems Inc. Secure memory card
US5465299A (en) * 1992-12-03 1995-11-07 Hitachi, Ltd. Electronic document processing system and method of forming digital signature
FR2703800B1 (en) * 1993-04-06 1995-05-24 Bull Cp8 The process of signing a computer file and device for setting Óoeuvre.
GB9307488D0 (en) * 1993-04-08 1993-06-02 Amp Holland Optical fibre connector latching mechanism
DE69426695T2 (en) * 1993-04-23 2001-08-09 Irvine Sensors Corp Electronic module with a pile of ic chips
US5377264A (en) * 1993-12-09 1994-12-27 Pitney Bowes Inc. Memory access protection circuit with encryption key
US5442704A (en) * 1994-01-14 1995-08-15 Bull Nh Information Systems Inc. Secure memory card with programmed controlled security access control
US5623673A (en) * 1994-07-25 1997-04-22 Advanced Micro Devices, Inc. System management mode and in-circuit emulation memory mapping and locking method
US5731629A (en) * 1995-03-10 1998-03-24 Data-Disk Technology, Inc. Personal memory devices carried by an individual which can be read and written to
US5657445A (en) * 1996-01-26 1997-08-12 Dell Usa, L.P. Apparatus and method for limiting access to mass storage devices in a computer system
US5835594A (en) * 1996-02-09 1998-11-10 Intel Corporation Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US5729760A (en) * 1996-06-21 1998-03-17 Intel Corporation System for providing first type access to register if processor in first mode and second type access to register if processor not in first mode

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4405829A (en) 1977-12-14 1983-09-20 Massachusetts Institute Of Technology Cryptographic communications system and method
US5050212A (en) 1990-06-20 1991-09-17 Apple Computer, Inc. Method and apparatus for verifying the integrity of a file stored separately from a computer
US5421006A (en) * 1992-05-07 1995-05-30 Compaq Computer Corp. Method and apparatus for assessing integrity of computer system software
US5454000A (en) 1992-07-13 1995-09-26 International Business Machines Corporation Method and system for authenticating files
US5287519A (en) 1992-09-17 1994-02-15 International Business Machines Corp. LAN station personal computer system with controlled data access for normal and unauthorized users and method
US6067640A (en) * 1993-05-14 2000-05-23 Fujitsu Limited System for management of software employing memory for processing unit with regulatory information, for limiting amount of use and number of backup copies of software
US5680547A (en) 1993-08-04 1997-10-21 Trend Micro Devices Incorporated Method and apparatus for controlling network and workstation access prior to workstation boot
US5999711A (en) 1994-07-18 1999-12-07 Microsoft Corporation Method and system for providing certificates holding authentication and authorization information for users/machines
US5881287A (en) * 1994-08-12 1999-03-09 Mast; Michael B. Method and apparatus for copy protection of images in a computer system
US5568552A (en) * 1994-09-07 1996-10-22 Intel Corporation Method for providing a roving software license from one node to another node
US5713009A (en) 1995-09-08 1998-01-27 Digital Equipment Corporation Method and apparatus for configuring a computer system
US5822565A (en) 1995-09-08 1998-10-13 Digital Equipment Corporation Method and apparatus for configuring a computer system
US5848231A (en) 1996-02-12 1998-12-08 Teitelbaum; Neil System configuration contingent upon secure input
US6034832A (en) * 1996-06-12 2000-03-07 Sony Corporation Recording medium having digital copy management data recorded therein, and recording apparatus and reproducing apparatus in which reproduction or recording operation is controlled on the basis of the digital copy management data
US5844986A (en) 1996-09-30 1998-12-01 Intel Corporation Secure BIOS
US5919257A (en) 1997-08-08 1999-07-06 Novell, Inc. Networked workstation intrusion detection system
US6009524A (en) * 1997-08-29 1999-12-28 Compact Computer Corp Method for the secure remote flashing of a BIOS memory
US6061794A (en) * 1997-09-30 2000-05-09 Compaq Computer Corp. System and method for performing secure device communications in a peer-to-peer bus architecture
US6189100B1 (en) * 1998-06-30 2001-02-13 Microsoft Corporation Ensuring the integrity of remote boot client data

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
R. Droms, "Dynamic Host Configuration Protocol", Networking Group, Bucknell University, Oct. 1993, pp. 1-39.

Cited By (103)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6640007B1 (en) * 1998-12-07 2003-10-28 Hitachi, Ltd. Electronic writing implement and method of electronic writing
US6715074B1 (en) * 1999-07-27 2004-03-30 Hewlett-Packard Development Company, L.P. Virus resistant and hardware independent method of flashing system bios
US6591362B1 (en) * 1999-11-26 2003-07-08 Inventech Corporation System for protecting BIOS from virus by verified system management interrupt signal source
US20070198856A1 (en) * 2000-01-06 2007-08-23 Super Talent Electronics Inc. Secure Flash-Memory Card Reader with Host-Encrypted Data on a Flash-Controller-Mastered Bus Parallel to a Local CPU Bus Carrying Encrypted Hashed Password and User ID
US7814337B2 (en) * 2000-01-06 2010-10-12 Super Talent Electronics, Inc. Secure flash-memory card reader with host-encrypted data on a flash-controller-mastered bus parallel to a local CPU bus carrying encrypted hashed password and user ID
US20020049909A1 (en) * 2000-03-08 2002-04-25 Shuffle Master Encryption in a secure computerized gaming system
US7783040B2 (en) * 2000-03-08 2010-08-24 Igt Encryption in a secure computerized gaming system
US20110179409A1 (en) * 2000-03-08 2011-07-21 Igt Computerized gaming system, method and apparatus
US20070015590A1 (en) * 2000-03-08 2007-01-18 Igt Encryption in a secure computerized gaming system
US7116782B2 (en) * 2000-03-08 2006-10-03 Igt Encryption in a secure computerized gaming system
US20040198479A1 (en) * 2000-03-08 2004-10-07 Igt Computerized gaming system, method and apparatus
US20110177867A1 (en) * 2000-03-08 2011-07-21 Igt Computerized gaming system, method and apparatus
US20080058097A1 (en) * 2000-03-08 2008-03-06 Igt Computerized gaming system, method and apparatus
US7073064B1 (en) * 2000-03-31 2006-07-04 Hewlett-Packard Development Company, L.P. Method and apparatus to provide enhanced computer protection
US20050235264A1 (en) * 2000-06-23 2005-10-20 Hines Kenneth J Behavioral abstractions for debugging coordination-centric software designs
US7988559B2 (en) 2001-03-08 2011-08-02 Igt Computerized gaming system, method and apparatus
US20030224858A1 (en) * 2001-03-08 2003-12-04 Yoseloff Mark L. Computerized gaming system, method and apparatus
US20030009692A1 (en) * 2001-07-09 2003-01-09 Smith David W. Software modem with privileged mode oversight of control parameters
US7096353B2 (en) * 2001-07-09 2006-08-22 Advanced Micro Devices, Inc. Software modem with privileged mode decryption of control codes
US20030009679A1 (en) * 2001-07-09 2003-01-09 Smith David W. Software modem with privileged mode decryption of control codes
US6973566B2 (en) * 2001-07-09 2005-12-06 Advanced Micro Devices, Inc. Software modem with privileged mode oversight of control parameters
US20060256965A1 (en) * 2001-08-06 2006-11-16 Igt Digital identification of unique game characteristics
US7831047B2 (en) 2001-08-06 2010-11-09 Igt Digital identification of unique game characteristics
US20090282489A1 (en) * 2001-08-08 2009-11-12 Igt Process verification
US7996916B2 (en) 2001-08-08 2011-08-09 Igt Process verification
US20040068654A1 (en) * 2001-08-08 2004-04-08 Igt Process verification
US20030069074A1 (en) * 2001-09-10 2003-04-10 Shuffle Master, Inc. Method for developing gaming programs compatible with a computerized gaming operating system and apparatus
US20030078103A1 (en) * 2001-09-28 2003-04-24 Igt Game development architecture that decouples the game logic from the graphics logic
US20050192092A1 (en) * 2001-09-28 2005-09-01 Igt Decoupling of the graphical presentation of a game from the presentation logic
US7837556B2 (en) 2001-09-28 2010-11-23 Igt Decoupling of the graphical presentation of a game from the presentation logic
US20080102919A1 (en) * 2001-09-28 2008-05-01 Igt Pluggable modular gaming modifiers and configuration templates for gaming environments
US7988554B2 (en) 2001-09-28 2011-08-02 Igt Game development architecture that decouples the game logic from the graphics logic
US8708828B2 (en) 2001-09-28 2014-04-29 Igt Pluggable modular gaming modifiers and configuration templates for gaming environments
US20080058055A1 (en) * 2001-09-28 2008-03-06 Igt Game development architecture that decouples the game logic from the graphics logic
US8251807B2 (en) 2001-09-28 2012-08-28 Igt Game development architecture that decouples the game logic from the graphics logic
US7931533B2 (en) 2001-09-28 2011-04-26 Igt Game development architecture that decouples the game logic from the graphics logics
US7921293B2 (en) * 2001-11-01 2011-04-05 Intel Corporation Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US20070192577A1 (en) * 2001-11-01 2007-08-16 Kozuch Michael A Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US20070135216A1 (en) * 2001-11-26 2007-06-14 Igt Pass-through live validation device and method
US7867084B2 (en) 2001-11-26 2011-01-11 Igt Pass-through live validation device and method
US20030135744A1 (en) * 2002-01-11 2003-07-17 International Business Machines Corporation Method and system for programming a non-volatile device in a data processing system
US20030203755A1 (en) * 2002-04-25 2003-10-30 Shuffle Master, Inc. Encryption in a secure computerized gaming system
US7123143B2 (en) 2003-02-11 2006-10-17 Topaz Systems, Inc. Wireless signature management system
US20040156536A1 (en) * 2003-02-11 2004-08-12 Zank Anthony E. Wireless signature management system
EP1447733A1 (en) * 2003-02-17 2004-08-18 Hewlett-Packard Development Company, L.P. Data processing system and method
US20040172550A1 (en) * 2003-02-27 2004-09-02 Fujitsu Limited Security system, information management system, encryption support system, and computer program product
US20040186947A1 (en) * 2003-03-19 2004-09-23 Matsushita Electric Industrial Co., Ltd. Access control system for nonvolatile memory
US7681046B1 (en) 2003-09-26 2010-03-16 Andrew Morgan System with secure cryptographic capabilities using a hardware specific digital secret
US20050081048A1 (en) * 2003-10-14 2005-04-14 Komarla Eshwari P. Data security
US8127150B2 (en) 2003-10-14 2012-02-28 Intel Corporation Data security
US20090254760A1 (en) * 2003-10-14 2009-10-08 Intel Corporation Data security
US8335930B2 (en) 2003-11-20 2012-12-18 Johnson Richard C Architecture, system, and method for operating on encrypted and/or hidden information
US20100017625A1 (en) * 2003-11-20 2010-01-21 Johnson Richard C Architecure, system, and method for operating on encrypted and/or hidden information
US7694151B1 (en) * 2003-11-20 2010-04-06 Johnson Richard C Architecture, system, and method for operating on encrypted and/or hidden information
WO2005101160A1 (en) * 2004-03-19 2005-10-27 Secure Machines S.A. Method and device for controlling an access to peripherals
US20070276969A1 (en) * 2004-03-19 2007-11-29 Philippe Bressy Method and device for controlling an access to peripherals
US9454663B2 (en) 2004-08-17 2016-09-27 Oberthur Technologies Data processing method and device
US20070220603A1 (en) * 2004-08-17 2007-09-20 Oberthur Card Systems Sa Data Processing Method and Device
US7711965B2 (en) * 2004-10-20 2010-05-04 Intel Corporation Data security
US20100275016A1 (en) * 2004-10-20 2010-10-28 Zimmer Vincent J Data security
US20060085652A1 (en) * 2004-10-20 2006-04-20 Zimmer Vincent J Data security
US9654464B2 (en) 2004-10-20 2017-05-16 Intel Corporation Data security
US9135470B2 (en) * 2004-10-20 2015-09-15 Intel Corporation Data security
US20060129744A1 (en) * 2004-12-13 2006-06-15 Rothman Michael A Method and apparatus for enabling non-volatile content filtering
US8745364B2 (en) * 2004-12-13 2014-06-03 Intel Corporation Method and apparatus for enabling non-volatile content filtering
US8468331B2 (en) * 2005-02-02 2013-06-18 Insyde Software Corp. Reducing memory requirements of firmware
US20090327738A1 (en) * 2005-02-02 2009-12-31 Insyde Software Corporation Reducing memory requirements of firmware
US7603562B2 (en) * 2005-02-02 2009-10-13 Insyde Software Corporation System and method for reducing memory requirements of firmware
US20060174055A1 (en) * 2005-02-02 2006-08-03 Insyde Software Corporation System and method for reducing memory requirements of firmware
US7774596B2 (en) * 2005-02-02 2010-08-10 Insyde Software Corporation System and method for updating firmware in a secure manner
US20060174240A1 (en) * 2005-02-02 2006-08-03 Insyde Software Corporation System and method for updating firmware in a secure manner
US7487222B2 (en) 2005-03-29 2009-02-03 International Business Machines Corporation System management architecture for multi-node computer system
US20060224685A1 (en) * 2005-03-29 2006-10-05 International Business Machines Corporation System management architecture for multi-node computer system
US8639946B2 (en) 2005-06-24 2014-01-28 Sigmatel, Inc. System and method of using a protected non-volatile memory
US20070168574A1 (en) * 2005-09-28 2007-07-19 Dell Products L.P. System and method for securing access to general purpose input/output ports in a computer system
US7966467B1 (en) 2005-12-06 2011-06-21 Christian Ludloff Secure memory access system and method
US8359443B2 (en) 2005-12-06 2013-01-22 Christian Ludloff Secure memory access system and method
US8601229B2 (en) 2005-12-06 2013-12-03 Intellectual Venture Funding Llc Secure memory access system and method
US7496727B1 (en) 2005-12-06 2009-02-24 Transmeta Corporation Secure memory access system and method
US8151249B2 (en) 2006-10-31 2012-04-03 Ntt Docomo, Inc. Operating system monitoring setting information generator apparatus and operating system monitoring apparatus
US20080155509A1 (en) * 2006-10-31 2008-06-26 Ntt Docomo, Inc. Operating system monitoring setting information generator apparatus and operating system monitoring apparatus
US20080282088A1 (en) * 2007-05-09 2008-11-13 Rudelic John C Authenticated nonvolatile memory signing operations
US8539238B2 (en) * 2007-05-09 2013-09-17 Intel Corporation Authenticated nonvolatile memory signing operations
US20100178977A1 (en) * 2009-01-15 2010-07-15 Igt Egm authentication mechanism using multiple key pairs at the bios with pki
US9141952B2 (en) 2009-01-15 2015-09-22 Igt EGM authentication mechanism using multiple key pairs at the bios with PKI
US8768843B2 (en) * 2009-01-15 2014-07-01 Igt EGM authentication mechanism using multiple key pairs at the BIOS with PKI
US8528046B2 (en) * 2010-04-19 2013-09-03 Dell Products, Lp Selective management controller authenticated access control to host mapped resources
US9043872B2 (en) 2010-04-19 2015-05-26 Dell Products, Lp Selective management controller authenticated access control to host mapped resources
US20110258410A1 (en) * 2010-04-19 2011-10-20 Dell Products, Lp Selective Management Controller Authenticated Access Control to Host Mapped Resources
US20170098082A1 (en) * 2013-11-13 2017-04-06 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US9779242B2 (en) 2013-11-13 2017-10-03 Via Technologies, Inc. Programmable secure bios mechanism in a trusted computing system
US9547767B2 (en) 2013-11-13 2017-01-17 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US20170098081A1 (en) * 2013-11-13 2017-04-06 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US9367689B2 (en) * 2013-11-13 2016-06-14 Via Technologies, Inc. Apparatus and method for securing BIOS in a trusted computing system
US9507942B2 (en) 2013-11-13 2016-11-29 Via Technologies, Inc. Secure BIOS mechanism in a trusted computing system
US9767288B2 (en) 2013-11-13 2017-09-19 Via Technologies, Inc. JTAG-based secure BIOS mechanism in a trusted computing system
US20150134974A1 (en) * 2013-11-13 2015-05-14 Via Technologies, Inc. Apparatus and method for securing bios in a trusted computing system
US9779243B2 (en) 2013-11-13 2017-10-03 Via Technologies, Inc. Fuse-enabled secure BIOS mechanism in a trusted computing system
US9798880B2 (en) 2013-11-13 2017-10-24 Via Technologies, Inc. Fuse-enabled secure bios mechanism with override feature
US9805198B2 (en) 2013-11-13 2017-10-31 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US9836610B2 (en) 2013-11-13 2017-12-05 Via Technologies, Inc. Event-based apparatus and method for securing BIOS in a trusted computing system during execution
US9836609B2 (en) 2013-11-13 2017-12-05 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution
US9910991B2 (en) 2013-11-13 2018-03-06 Via Technologies, Inc. Event-based apparatus and method for securing bios in a trusted computing system during execution

Also Published As

Publication number Publication date Type
DE69733123D1 (en) 2005-06-02 grant
DE69733123T2 (en) 2006-01-12 grant
EP1467513A3 (en) 2007-11-07 application
EP0879515B1 (en) 2005-04-27 grant
EP0879515A4 (en) 2000-05-10 application
WO1997029569A1 (en) 1997-08-14 application
EP1467513A2 (en) 2004-10-13 application
US6249872B1 (en) 2001-06-19 grant
US5835594A (en) 1998-11-10 grant
EP0879515A1 (en) 1998-11-25 application

Similar Documents

Publication Publication Date Title
US6557104B2 (en) Method and apparatus for secure processing of cryptographic keys
US6185686B1 (en) Computer system and process for accessing an encrypted and self-decrypting digital information product while restricting access to decrypted digital information
US7380140B1 (en) Providing a protected volume on a data storage device
US7103771B2 (en) Connecting a virtual token to a physical token
US7278016B1 (en) Encryption/decryption of stored data using non-accessible, unique encryption key
US7013484B1 (en) Managing a secure environment using a chipset in isolated execution mode
US6253324B1 (en) Server verification of requesting clients
US6360282B1 (en) Protected control of devices by user applications in multiprogramming environments
US6851056B2 (en) Control function employing a requesting master id and a data address to qualify data access within an integrated system
US6263431B1 (en) Operating system bootstrap security mechanism
US6199167B1 (en) Computer architecture with password-checking bus bridge
US5953422A (en) Secure two-piece user authentication in a computer network
US20060075223A1 (en) Scalable paging of platform configuration registers
US20020073316A1 (en) Cryptographic system enabling ownership of a secure process
US6892304B1 (en) System and method for securely utilizing basic input and output system (BIOS) services
US20050071668A1 (en) Method, apparatus and system for monitoring and verifying software during runtime
US6754815B1 (en) Method and system for scrubbing an isolated area of memory after reset of a processor operating in isolated execution mode if a cleanup flag is set
US6986052B1 (en) Method and apparatus for secure execution using a secure memory partition
US20030196110A1 (en) Boot blocks for software
US6760441B1 (en) Generating a key hieararchy for use in an isolated execution environment
US6438666B2 (en) Method and apparatus for controlling access to confidential data by analyzing property inherent in data
US20120198514A1 (en) Methods and Apparatuses for User-Verifiable Trusted Path in the Presence of Malware
US20030093698A1 (en) System and apparatus for limiting access to secure data through a portable computer to a time set with the portable computer connected to a base computer
US20110138166A1 (en) Extensible Pre-Boot Authentication
US20030163711A1 (en) Multi-token seal and unseal

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12