Connect public, paid and private patent data with Google Patents Public Datasets

Semiconductor device having a shortened wiring length to reduce the size of a chip

Download PDF

Info

Publication number
US6472749B1
US6472749B1 US09495918 US49591800A US6472749B1 US 6472749 B1 US6472749 B1 US 6472749B1 US 09495918 US09495918 US 09495918 US 49591800 A US49591800 A US 49591800A US 6472749 B1 US6472749 B1 US 6472749B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
semiconductor
chip
connecting
wire
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09495918
Inventor
Tsugihiko Hirano
Hidemi Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HITACHI KOKKAI SEMICONDUCTOR Ltd
Hitachi Hokkai Semiconductor Ltd
Hitachi Ltd
Original Assignee
Hitachi Hokkai Semiconductor Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/1016Shape being a cuboid
    • H01L2924/10162Shape being a cuboid with a square active surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15182Fan-in arrangement of the internal vias
    • H01L2924/15183Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/1579Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Abstract

Provided is a technique which permits production of a semiconductor device having, integrated therein, a semiconductor chip smaller in external size than an ordinary semiconductor chip without lowering the production yield. The semiconductor device according to the present invention comprises a substrate having a square-shaped plane and having an interconnection formed on a first surface (chip mounting surface) of first and second opposite surfaces; a semiconductor chip which is mounted on the first surface of said substrate and has an electrode formed on a first surface (circuit forming surface) of first and second opposite surfaces of the semiconductor chip, and a conductive wire for electrically connecting the electrode of said semiconductor chip with the interconnection of said substrate, said interconnection having a plurality of connecting pads arranged from the peripheral side toward the inner side of said substrate.

Description

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device. In particular, the present invention relates to a technique effective when used for a semiconductor device having a face up structure.

Semiconductor devices which are integrated in small-sized electronic equipment such as mobile phone, portable information processing terminal equipment or portable personal computer are requested to be thinner and smaller and have more pins. As semiconductor devices satisfying such requirements, CSP (Chip Size Package or Chip Scale Package) type ones have been developed for example. CSP type semiconductor devices having various structures have been proposed and already industrialized, but among them, those having a face up structure which can be produced at a low cost using an existing plant are most popular.

The CSP type semiconductors having a face up structure each principally comprises a substrate (interconnection (wiring)substrate) having an interconnection(wiring) formed on a chip mounting surface which is the first surface (one main surface) of first and second surfaces (one main surface and the other main surface which are opposite to each other), a semiconductor chip being mounted on the chip mounting surface of the substrate and having an electrode (bonding pad) formed on a circuit forming surface which is the first surface (one main surface) of first and second surfaces (one main surface and the other main surface which are opposite to each other), a conductive wire (bonding wire) for electrically connecting the electrode of the semiconductor chip and the interconnection of the substrate, a resin sealing body (resin body) for sealing therewith the semiconductor chip, wire and the like, and a bump electrode (external terminal) disposed on the second surface of the substrate as an externally connecting terminal. The interconnection has a wire connecting pad (wire connection portion) disposed at the periphery of the substrate and a bump connecting land (bump connecting portion) disposed on the more internal side on the substrate than the wire connecting pad. The wire is connected, at one end thereof, with the electrode of the semiconductor chip and, at the other end thereof, with the wire connecting pad of the interconnection. The bump electrode is connected with a bump connecting land of the interconnection through a connecting hole (through hole) from the second surface (the other main surface) side of the substrate.

The CSP-type semiconductor device having a face up structure is described in, for example, “Electronic Parts and Materials, September issue, pp. 22-52 (1998)” published by Kogyo Chosakai.

SUMMARY OF THE INVENTION

The present inventors have investigated the above-described CSP type semiconductor device having a face up structure and found the below-described problems.

In the face up structure, a wire connecting pad is indispensable for interconnection, because an electrode formed on a circuit forming surface of a semiconductor chip and an interconnection formed on the chip mounting surface of a substrate are electrically connected via a conductive wire. Only one wire connecting pad is formed per interconnection, which does not cause a problem when an ordinarily-employed semiconductor chip of a predetermined external size is mounted. When a semiconductor chip has an external size smaller than that of an ordinary semiconductor chip, on the other hand, the length of the wire for connecting the electrode of the semiconductor chip with the wire connection pad of the interconnection increases with a decrease in the external size of the semiconductor chip, which worsens the sagging of the wire (sagging of the wire loop after bonding), leading to a tendency to cause inconveniences such as short-circuit between the wire and the interconnection in a wire bonding step for connecting the electrode of the semiconductor chip with the wire connecting pad of the interconnection via the wire. This tendency due to the worsening of the wire sagging is eminent particularly in the CSP type semiconductor, because the loop height (the height from the circuit forming surface of the semiconductor chip to the top portion perpendicular thereto) of the wire is lowered for making the semiconductor device thinner.

In a step for sealing the semiconductor chip, wire and the like with a resin sealing body by the transfer molding method, the wire flow tends to be caused by the insulating resin injected under pressure, leading to inconveniences such as short-circuit between two adjacent wires.

Inconveniences as described above markedly lower a production yield of the semiconductor device having, integrated therein, a semiconductor chip having a smaller external size than an ordinary semiconductor chip having a predetermined external size.

In addition, with an increase in the length of the wire, an inductance increases, which deteriorates electrical properties of the semiconductor device having, integrated therein, a semiconductor chip having an external size smaller than an ordinary semiconductor chip.

Such problems also tend to occur in the chip shrink for reducing the whole size of the semiconductor chip.

An object of the present invention is to provide a technique permitting the production of a semiconductor device having, integrated therein, a semiconductor chip of a smaller external size than an ordinary semiconductor chip without lowering a production yield.

Another object of the present invention is to provide a technique permitting the production of a semiconductor device having, integrated therein, a semiconductor chip of a smaller external size than an ordinary semiconductor chip without deteriorating electrical properties.

The above-described and the other objects and novel features of the present invention will be apparent by the description herein and accompanying drawings.

Among the inventions disclosed by the present application, summaries of the representative ones will next be described briefly.

(1) A semiconductor device which is formed to have a square plane and has a substrate having an interconnection formed on the first surface (chip mounting surface) of first and second opposite surfaces, a semiconductor chip which is mounted on the first surface of the substrate and has an electrode formed on the first surface (circuit forming surface) of first and second opposite surfaces and a conductive wire for electrically connecting the electrode of the semiconductor chip and the interconnection of the substrate,

wherein the interconnection has a plurality of wire connecting pads which are arranged from the peripheral side toward the inner side of the substrate.

(2) A semiconductor device which is formed to have a square plane and has a substrate having an interconnection formed on the first surface (chip mounting surface) of first and second opposite surfaces, a semiconductor chip which is mounted on the first surface side of the substrate and has an electrode formed on the first surface (circuit forming surface) of first and second opposite surfaces and a conductive wire for electrically connecting the electrode of the semiconductor chip and the interconnection of the substrate,

wherein the interconnection has a bump connecting land for connecting a bump electrode from the second surface side of the substrate and a plurality of wire connecting pads which are arranged from the peripheral side toward the inner side of the substrate.

(3) A semiconductor device which is formed to have a square plane and has a substrate having an interconnection formed on the first surface (chip mounting surface) of first and second opposite surfaces, a semiconductor chip which is mounted on the first surface side of the substrate and has an electrode formed on the first surface (circuit forming surface) of first and second opposite surfaces, a conductive wire for electrically connecting the electrode of the semiconductor chip and the interconnection of the substrate and a resin sealing body for sealing the semiconductor chip and the wire,

wherein the interconnection has a plurality of wire connecting pads which are arranged from the peripheral side toward the inner side of the substrate.

(4) A semiconductor device which is formed to have a square plane and has a substrate having an interconnection formed on the first surface (chip mounting surface) of first and second opposite surfaces, a semiconductor chip which is mounted on the first surface of the substrate and has an electrode formed on the first surface of first and second opposite surfaces, a conductive wire for electrically connecting the electrode of the semiconductor chip and the interconnection of the substrate and a resin sealing body for sealing therewith the semiconductor chip and the wire,

wherein the interconnection has a bump connecting land for connecting a bump electrode from the second surface side of the substrate and a plurality of wire connecting pads which are arranged from the peripheral side toward the inner side of the substrate.

According to the above-described means (1) or (2), when a semiconductor chip having an external size smaller than an ordinary semiconductor chip of a predetermined external size is integrated in a semiconductor, it is possible to select a proper wire connecting pad from those arranged from the peripheral side toward the inner side of the substrate so as to shorten the wire length according to the external size of the semiconductor chip, which makes it possible to suppress the wire length which otherwise increases with a decrease in the external size of the semiconductor chip, leading to suppression of an increase in the wire sagging. As a result, in the wire bonding step for connecting the electrode of the semiconductor chip with the wire connecting pad of the interconnection via a wire, short-circuit between the wire and the interconnection can be suppressed, which makes it possible to produce a semiconductor device without lowering the yield even when the semiconductor chip smaller in external size than the ordinary semiconductor chip is integrated.

According to the above-described means (3) or (4), when a semiconductor chip having an external size smaller than an ordinary semiconductor chip of a predetermined external size is integrated in a semiconductor, it is possible to select a proper wire connecting pad from those arranged from the peripheral side toward the inner side of the substrate so as to shorten the wire length according to the external size of the semiconductor chip, which makes it possible to suppress the wire length which otherwise increases with a decrease in the external size of the semiconductor chip, leading to suppression of an increase in the wire sagging. As a result, in the step for sealing the semiconductor chip and the wire with a resin sealing body, the flow of the wire caused by the insulating resin injected upon pressure can be suppressed and therefore, the occurrence of a short-circuit between two adjacent wires can be suppressed, which makes it possible to produce a semiconductor device without lowering the production yield even in the case where a semiconductor chip smaller in external size than an ordinary semiconductor chip is integrated.

According to any one of the above-described means (1) to (4), when a semiconductor chip having an external size smaller than an ordinary semiconductor chip of a predetermined external size is integrated in a semiconductor, it is possible to select a proper wire connecting pad from those arranged from the peripheral side toward the inner side of the substrate so as to shorten the wire length according to the external size of the semiconductor chip, which makes it possible to suppress the wire length which otherwise increases with a decrease in the external size of the semiconductor chip. As a result, an increase in the inductance can be suppressed, which makes it possible to produce a semiconductor device without deteriorating its electrical properties even in the case where a semiconductor chip smaller in external size than an ordinary semiconductor chip is integrated in it.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view illustrating a semiconductor device having, integrated therein, a semiconductor chip having an ordinary external size according to Embodiment 1 of the present invention;

FIG. 2 is a bottom view of the semiconductor device according to Embodiment 1 of the present invention;

FIG. 3 is a cross-sectional view of the semiconductor device according to Embodiment 1 of the present invention;

FIG. 4 is a partially enlarged cross-sectional view of FIG. 3;

FIG. 5 is a plan view illustrating the substrate of the semiconductor device according to Embodiment 1;

FIG. 6 is a partially enlarged plan view of FIG. 5;

FIG. 7 is a fragmentary plan view illustrating the semiconductor device according to Embodiment 1 of the present invention from which a resin sealing body has been removed;

FIG. 8 is a fragmentary cross-sectional view illustrating the semiconductor device according to Embodiment 1 of the present invention;

FIG. 9 is a fragmentary cross-sectional view illustrating the semiconductor device according to Embodiment 1 of the present invention;

FIG. 10 is a fragmentary cross-sectional view illustrating the semiconductor device according to Embodiment 1 of the present invention;

FIG. 11 is a fragmentary cross-sectional view illustrating the production process of the semiconductor device according to Embodiment 1 of the present invention;

FIG. 12 is a fragmentary cross-sectional view illustrating the production process of the semiconductor device according to Embodiment 1 of the present invention;

FIG. 13 is a fragmentary cross-sectional view illustrating the production process of the semiconductor device according to Embodiment 1 of the present invention;

FIG. 14 is a fragmentary plan view illustrating the integrated state of a first semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 15 is a first fragmentary cross-sectional view illustrating the integrated state of the first semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 16 is a second fragmentary cross-sectional view illustrating the integrated state of the first semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 17 is a third fragmentary cross-sectional view illustrating the integrated state of the first semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 18 is a fragmentary plan view illustrating the integrated state of a second semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 19 is a first fragmentary cross-sectional view illustrating the integrated state of a second semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 20 is a second fragmentary cross-sectional view illustrating the integrated state of the second semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 21 is a third fragmentary cross-sectional view illustrating the integrated state of the second semiconductor chip having a smaller external size than an ordinary semiconductor chip;

FIG. 22 is a fragmentary plan view illustrating the semiconductor device according to Embodiment 2 of the present invention from which a resin sealing body has been removed;

FIG. 23 is a plan view illustrating the substrate of the semiconductor device according to Embodiment 3 of the present invention; and

FIG. 24 is a fragmentary cross-sectional view illustrating the semiconductor device according to Embodiment 4 of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will be described more specifically with reference to accompanying drawings. In all the drawings illustrating the embodiments of the present invention, like elements having the same function will be identified by like reference numerals and overlapping description will be omitted.

(Embodiment 1)

FIG. 1 is a plan view illustrating a semiconductor device having, integrated therein, a semiconductor chip having an ordinary external size according to Embodiment 1 of the present invention; FIG. 2 is a bottom view of the above-described semiconductor device; FIG. 3 is a cross-sectional view of the above-described semiconductor device; FIG. 4 is a partially enlarged cross-sectional view of FIG. 3; FIG. 5 is a plan view illustrating the substrate of the above-described semiconductor device; FIG. 6 is a partially enlarged view of FIG. 5; FIG. 7 is a fragmentary plan view illustrating the above-described semiconductor device from which a resin sealing body has been removed; and FIGS. 8 to 10 are each a fragmentary cross-sectional view of the above-described semiconductor device.

As illustrated in FIGS. 1 to 3, the semiconductor device of this Embodiment has an ordinary semiconductor chip 7A, which has a predetermined external size, mounted on the side of the chip mounting surface 1A which is the first surface (one main surface) of first and second opposite surfaces (one main surface and the other main surface opposite to each other) of a substrate (interconnection substrate) 1 and a plurality of bump electrodes (external terminals) 12 disposed, as externally connecting terminals, on the side of the second surface (the other main surface) 1B of the substrate 1.

The planar shape of the semiconductor chip 7A is a square (rectangular) and in this Embodiment, it is a regular square of 8.2 [mm]×8.2 [mm] for example (see FIG. 1). The planar shape of the substrate 1 is also a square and in this Embodiment, it is a regular square of 10 [mm]×10 [mm] (see FIG. 1). In other words, the semiconductor device according to this Embodiment has a CSP type structure.

A plurality of bump electrodes 12, but not limited thereto, are arranged in three rows along each side of the outer periphery of the substrate 1 on the second surface 1B of the substrate 1 other than the central portion. Each of the plurality of bump electrodes 12 is formed of a metal material having, for example, a composition of 63 [wt. %] lead (Pb)−37 [wt. %] tin (Sn). The plurality of bump electrodes 12 are arranged, for example, with a pitch of 0.8 [mm].

The semiconductor chip 7A is mounted on the side of a chip mounting surface 1A of the substrate 1 via an adhesive 9 with the circuit forming surface 7A1, which is a first surface (one main surface) of first and second opposite surfaces (one main surface and the other main surface opposite to each other), up. The semiconductor chip 7A is formed mainly of a semiconductor substrate made of, for example, single crystal silicon, and an insulating layer and an interconnection layer formed on this substrate. As the adhesive 9, an adhesive made of, for example, an epoxy or polyimide thermosetting insulating resin is employed.

The semiconductor chip 7A has, for example, a logical circuit system as a circuit system. This logical circuit system is formed mainly of a transistor element formed on the main surface of the semiconductor substrate and an interconnection formed on the interconnection layer.

On the circuit forming surface 7A1 of the semiconductor chip 7A, a plurality of electrodes (bonding pads) 8 are formed along each side of the outer periphery of the semiconductor chip 7A. Each of the plurality of electrodes 8 is formed on the topmost layer of the interconnection layers of the semiconductor chip 7A and is electrically connected, via the interconnection, with the transistor element constituting the circuit system. Each of the plurality of electrodes 8 is formed, for example, of a metal film made of aluminum (Al), an aluminum alloy or the like.

The substrate 1 is made of an epoxy or polyimide insulating resin and it is, for example, formed of a plastic film having a thickness of about 50 [μm]. On the chip mounting surface 1A of the substrate 1, a plurality of interconnections 2 are formed as illustrated in FIG. 5. Each of the plurality of interconnections 2 are arranged along each side of the outer periphery of the substrate 1 and extends mainly from the peripheral side to the inner side of the substrate 1.

Each of the plurality of interconnections 2 has, as illustrated in FIGS. 5 and 6, one bump connecting land (bump connecting portion) 4 and a plurality of wire connecting pads (wire connecting portions) arranged from the peripheral side toward the inner side of the substrate 1. In this Embodiment, each of the plurality of the interconnections 2 has three wire connecting pads 3. Each of the wire connecting pads 3 is wider than the connecting portion (interconnection portion) of the interconnection 2 and is formed to have a square planar shape. The bump connecting land 4 is wider than the connecting portion of the interconnection 2 and is formed to have a circular planar shape.

As illustrated in FIG. 6, the wire connecting pads 3A at the first position from the outermost periphery of the substrate 1, among three wire connecting pads 3 formed for each interconnection 2, are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a first pad row. The wire connecting pads 3B at the second position from the outermost periphery of the substrate 1, among three wire connecting pads 3 formed in each interconnection 2, are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a second pad row. The wire connecting pads 3C at the third position from the outermost periphery of the substrate 1, among three wire connecting pads 3 formed in each interconnection 2, are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a third pad row. These three pad rows are arranged, for example, with a pitch of 0.8 [mm] from the peripheral side toward the inner side of the substrate 1.

With the bump connecting land 4 of each of the plurality of interconnections 2, as illustrated in FIG. 4, a bump electrode 12 is electrically and mechanically connected from the second surface side 1B of the substrate 1 through a connecting hole (through hole) 5 formed in the substrate 1. In other words, the bump connecting land 4 of each of the plurality of the interconnections 2 is disposed so as to fill the connecting hole 5 of the substrate 1.

On the surface (upper surface) of the bump connecting land 4 of each of the plurality of interconnections 2, as illustrated in FIGS. 4 and 6, an insulating film 6 is formed in order to prevent a contact with the semiconductor chip 7A. This insulating film 6 is formed, for example, of an insulating resin.

Each of the electrodes 8 on the semiconductor chip 7A is, as illustrated in FIG. 4, electrically connected with each of the interconnections 2 on the substrate 1 via a wire 10. Described specifically, as illustrated in FIG. 7, the wire 10 is connected, at one end thereof, with the electrode 8 of the semiconductor chip 7A and, at the other end, with the wire connecting pad 3A which is located at the outermost position among the three wire connecting pads 3 of the interconnection 2. In short, the semiconductor device according to this Embodiment has a face up structure. As the wire 10, for example, a gold (Au) wire is employed. The wire 10 is connected, for example, by using thermo-compression bonding and ultrasonic vibration in combination.

The semiconductor chip 7A, wire 10 and the like are, as illustrated in FIGS. 1, 3 and 4, sealed with a resin sealing body (resin body) 11 formed on the side of the chip mounting surface 1A of the substrate 1. For stress reduction, the resin sealing body 11 is made of, for example, a biphenyl insulating resin to which have been added a phenol curing agent, silicone rubber, filler and the like. This resin sealing body 11 is, for example, formed by the transfer molding method suited for mass production. Roughly speaking, in the transfer molding method, a resin sealing body is formed using a mold equipped with a pot, runner, inflow gate, cavity and the like and injecting, under pressure, an insulating resin from the pot to the runner and then inflow gate and finally into the cavity.

As illustrated in FIGS. 6 and 8, a bump connecting land 4A of an interconnection 2A, among the plurality of interconnections 2, is disposed between a wire connecting pad 3A and wire connecting pad 3B. In other words, the interconnection 2A has wire connecting pads 3A, 3B and 3C which are arranged successively from the peripheral side toward the inner side of the substrate 1 and is formed to have, between the wire connecting pad 3A and wire connecting pad 3B, the bump connecting land 4A to be connected with the bump electrode 12 from the side of the second surface 1B of the substrate 1.

As illustrated in FIGS. 6 and 9, a bump connecting land 4B of an interconnection 2B, among the plurality of interconnections 2, is disposed between the wire connecting pad 3B and wire connecting pad 3C. In other words, the interconnection 2B has the wire connecting pads 3A, 3B and 3C which are arranged successively from the peripheral side toward the inner side of the substrate 1 and is formed to have, between the wire connecting pad 3B and wire connecting pad 3C, the bump connecting land 4B to be connected with the bump electrode 12 from the side of the second surface 1B of the substrate 1.

As illustrated in FIGS. 6 and 10, a bump connecting land 4C of an interconnection 2C, among the plurality of interconnections 2, is disposed at a position farther than the wire connecting pad 3C from the wire connecting pad 3B. In other words, the interconnection 2C has the wire connecting pads 3A, 3B and 3C which are arranged successively from the peripheral side toward the inner side of the substrate 1 and is formed to have, at a position farther than the wire connecting pad 3C from the wire connecting pad 3B, the bump connecting land 4C to be connected with the bump electrode 12 from the side of the second surface 1B of the substrate 1.

As illustrated in FIG. 6, the bump connecting lands 4A of the interconnections 2A are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a first land row. The bump connecting lands 4B of the interconnections 2B are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a second land row. The bump connecting lands 4C of the interconnections 2C are arranged in a row along each side of the outer periphery of the substrate 1 and constitute a third land row. In other words, on the chip mounting surface 1A of the substrate 1, successively formed from the peripheral side to the inner side of the substrate 1 are the first pad row formed of a plurality of wire connecting pads 3A, the first land row formed of a plurality of bump connecting lands 4A, the second pad row formed of a plurality of wire connecting pads 3B, the second land row formed of a plurality of bump connecting lands 4B, the third pad row formed of a plurality of wire connecting pads 3C and the third land row formed of a plurality of bump connecting lands 4C.

As illustrated in FIG. 6, some interconnections 3A, among the plurality of interconnections 3A, each has a branch line 2A1 branched from the main line and in this branch line 2A1, a bump connecting land 4A is formed. Some interconnections 3A, among the plurality of interconnections 3A, each has a branch line 2A1 branched from the main line and in this branch line 2A1, another wire connecting pad 3A is formed.

In the semiconductor device according to this Embodiment, the substrate 1 formed of a plastic film is employed. This substrate 1 is formed by cutting out a substrate forming region from the plastic film. On the substrate forming region of the plastic film, interconnection patterns as illustrated in FIG. 5, that is, a plurality of interconnections 2 are formed in advance. In addition, on the substrate forming region of the plastic film, the connecting holes 5 as illustrated in FIG. 4 are formed in advance. The plurality of interconnections 2 are formed by adhering a metal foil made of, for example, copper (Cu) to one side of the plastic film via an adhesive layer and then etching the metal foil. The connecting holes 5 are formed by, subsequent to the formation of the adhesive layer for adhering the metal foil to one side of the plastic film, subjecting the substrate forming region of the resulting plastic film to punching or laser processing.

A description will next be made of the production process of the semiconductor device according to this Embodiment with reference to FIGS. 11 to 13. FIGS. 11 to 13 are fragmentary cross-sectional views illustrating the production process of the semiconductor device.

First, a plastic film 20 is prepared. On the chip mounting surface of the substrate forming region of the plastic film 20, interconnection patterns as illustrated in FIG. 5 and connecting holes 5 as illustrated in FIG. 3 are formed in advance.

On the side of the chip mounting surface of the substrate forming region of the plastic film 20, a semiconductor chip 7A having an ordinary external size (8.2 [mm]×8.2 [mm]) is mounted via an adhesive 9. The semiconductor chip 7A is mounted with its circuit forming surface 7A1 up. This step is illustrated in FIG. 11.

Then, an electrode 8 of the semiconductor chip 7A is electrically connected with an interconnection 2 formed on the chip mounting surface of the substrate forming region of the plastic film 20 with a conductive wire 10. In this step, the wire 10 is connected, at one end thereof, with the electrode 8 of the semiconductor chip 7A and, at the other end, with the wire connecting pad 3A located at the outermost position among the three wire connecting pads 3 of the interconnection 2. This step is illustrated in FIG. 12.

Then, a mold 30 equipped mainly with a pot, a runner, an inflow gate and a cavity is prepared. The plastic film 20 is positioned between the top force 30A and the bottom force 30B of the mold 30. At this time, inside of the cavity 31 defined by the upper force 30A and the bottom force 30B, the substrate forming region of the plastic film 20, the semiconductor chip 7A, the wire 10 and the like are disposed. This step is illustrated in FIG. 13.

Then, an insulating resin is injected under pressure from the pot to the runner, the inflow gate and then to the cavity 31 of the mold 30, whereby a resin sealing body 11 is formed. At this time, the semiconductor chip 7A, wire 8 and the like are sealed with the resin sealing body 11.

The plastic film 20 is taken out of the mold 30, followed by the formation, through the connecting hole 5 formed in the substrate forming region of the plastic film 20, of a bump electrode 12 to be connected with a bump connecting pad 4 of the interconnection 2 from the second surface side of the plastic film 20. The bump electrode 12 is formed, for example, by turning the plastic film to make the second surface up, feeding the connecting hole 5 of the plastic film 20 with a ball-like metal material by the ball feeding method, transferring the plastic film 20 to an infrared reflow oven and then melting the ball-like metal material.

The substrate forming region was then cut out from the plastic film 20, whereby a semiconductor device having the substrate 1 made of a plastic film is substantially completed.

A description will next be made of a semiconductor device having, integrated therein, a semiconductor chip smaller in external size than the semiconductor chip 7A having an ordinary external size, based on FIGS. 14 to 21.

FIG. 14 is a fragmentary plan view illustrating the integrated state of a first semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 15 is a first cross-sectional view illustrating the integrated state of the first semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 16 is a second cross-sectional view illustrating the integrated state of the first semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 17 is a third cross-sectional view illustrating the integrated state of the first semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 18 is a fragmentary plan view illustrating the integrated state of a second semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 19 is a first fragmentary cross-sectional view illustrating the integrated state of a second semiconductor chip smaller in external size than the semiconductor chip 7A,

FIG. 20 is a second fragmentary cross-sectional view illustrating the integrated state of the second semiconductor chip smaller in external size than the semiconductor chip 7A, and

FIG. 21 is a third fragmentary cross-sectional view illustrating the integrated state of the second semiconductor chip smaller in external size than the semiconductor chip 7A.

As illustrated in FIG. 14, the semiconductor chip 7B has a regular square planar shape, for example, of 6.6 [mm]×6.6 [mm]. When the semiconductor chip 7B of such an external size is integrated, since the interconnection 2 of the substrate 1 has a plurality of wire connecting pads 3 arranged from the peripheral size toward the inner side of the substrate 1, suitable one can be selected from the wire connecting pads 3 so as to shorten the length of the wire 10 in accordance with the external size of the semiconductor chip 7B. In the case of the semiconductor chip 7B, shortening of the length of the wire 10 can be attained by selecting the wire connecting pad 3B located at the second position inward from the peripheral side of the substrate 1 and connecting this wire connecting pad 3B with the electrode 8 of the semiconductor chip 7B by the wire 10.

As illustrated in FIG. 18, the semiconductor chip 7C has a regular square planar shape, for example, of 5.2 [mm]×5.2 [mm]. When the semiconductor chip 7C of such an external size is integrated, since the interconnection 2 of the substrate 1 has a plurality of wire connecting pads 3 arranged from the peripheral side toward the inner side of the substrate 1, suitable one can be selected from the wire connecting pads 3 so as to shorten the length of the wire 10 in accordance with the external size of the semiconductor chip 7C. In the case of the semiconductor chip 7C, shortening of the length of the wire 10 can be attained by selecting the wire connecting pad 3B located at the third position inward from the peripheral side of the substrate 1 and connecting this wire connecting pad 3C with the electrode 8 of the semiconductor chip 7C by the wire 10.

The length of the wire 10 is desirably about 0.5 [mm] to 1.5 [mm] at the maximum, because its length as short as possible is preferred in consideration of the inductance. In this Embodiment, the distance between pad rows is set at 0.8 [mm] so that the relationship satisfying the following equation: [wire length<distance between wire connecting pads (0.8 [mm])] is suited particularly for signal wires.

The width of the interconnection 2 is desirably about 50 to 60 [μm], because the narrower is better in consideration that the interconnection is led about on the substrate but the wider is better in consideration of the interconnection resistance. The width within the above range is therefore appropriate in consideration of the leading-about and resistance of the interconnection.

The width of the bump connecting land 4 is desirably about 0.6 [mm] when the limitation of the bump electrode 12 as an underlying electrode and a margin to be connected with the connecting hole 5 are taken into consideration.

The width of the wire connecting pad 3 is desirably about 100 to 150 [μm], because at present, the width of 80 to 90 [μm] at the minimum is indispensable to carry out bonding when the pad recognition upon wire bonding, the width of the wire connecting portion (about 60 [μm]) and the like are taken into consideration.

Thus, the below-described advantages are available by this Embodiment.

(1) Since the interconnection 2 of the substrate 1 has a plurality of wire connecting pads 3 arranged from the peripheral side to the inner side of the substrate 1, when the semiconductor chip (7B, 7C) having a smaller external size than the ordinary semiconductor chip 7A having a predetermined external size is integrated, it is possible to select a proper one from the wire connecting pads 3 so as to shorten the length of the wire 10 in accordance with the external size of the semiconductor chip (7B, 7C). This makes it possible to suppress the length of the wire 10 which otherwise increases with a decrease in the external size of the semiconductor chip and also suppresses an increase in the wire sagging. As a result, in the wire bonding step for connecting the electrode 8 of the semiconductor chip (7B, 7C) with the wire connecting pad 3 of the interconnection 2 via the wire 10, a short-circuit between the wire 10 and the interconnection 2 can be suppressed, which makes it possible to produce a semiconductor device without lowering a production yield, even when the semiconductor chip smaller in external size than the ordinary semiconductor chip is integrated.

In the step for sealing the semiconductor chip (7B, 7C) and the wire 10 with the resin sealing body 11, the wire flow caused by the insulating resin injected upon pressure can be suppressed and therefore, the occurrence of a short-circuit between two adjacent wires 10 can be suppressed, which makes it possible to produce a semiconductor device without lowering a production yield even in the case where a semiconductor chip smaller in external size than the ordinary semiconductor chip is integrated.

In addition, an increase in the inductance due to an increase in the length of the wire 10 can be suppressed, which makes it possible to produce a semiconductor device without deteriorating its electrical properties even in the case where a semiconductor chip smaller in external size than the ordinary semiconductor chip is integrated.

Moreover, an increase in the wire using amount due to an increase in the length of the wire 10 can be suppressed, which makes it possible to produce a semiconductor device without lowering its productivity even in the case where a semiconductor chip smaller in external size than the ordinary semiconductor chip is integrated.

(2) The interconnection 2 of the substrate 1 has a bump connecting pad 4 to be connected with a bump electrode 12 from the side of the second surface 1B of the substrate 1 and a plurality of wire connecting pads arranged from the peripheral side toward the inner side of the substrate 1, whereby the above-described advantages can be brought about even in the CSP type semiconductor device having a face up structure.

(3) The interconnection 2 of the substrate 1 has a bump connecting pad 4 to be connected with a bump electrode 12 from the side of the second surface 1B of the substrate 1, a plurality of wire connecting pads 3 arranged from the peripheral side toward the inner side of the substrate 1 and a branch line 2A1 branched from the main line, the branch line 2A1 having installed thereto a bump electrode 12 or another wire connecting pad 3, a plurality of wire connecting pads 3 which are electrically connected with each other can be formed easily.

(4) Since at least one of the plurality of wire connecting pads 3 electrically connected with each other is disposed between the land rows, the space between the land rows is utilized for the formation of the plurality of wire connecting pads 3, which makes it possible to form the plurality of wire connecting pads 3 without increasing an external size of the substrate 1.

(5) The formation of the substrate 1 from a plastic film makes it possible to reduce the thickness of the substrate 1 compared with that of the glass epoxy substrate having glass fibers impregnated with an epoxy resin, leading to the formation of a thin semiconductor device suitable for mounting on small-sized portable equipment.

In this Embodiment, a description was made of an example wherein the width of the wire connecting pad 3 of the interconnection 2 is formed wider than the width of the connecting portion (interconnection portion) of the interconnection 2. If there is a margin for leading-about of the interconnection on the substrate (interconnection substrate) 1, the interconnection portion for connecting the wire connecting pads 3 may be formed at the same width with that of the wire connecting pad 3.

(Embodiment 2)

FIG. 22 is a fragmentary plan view illustrating a resin-sealing-body-free semiconductor device according to Embodiment 2.

As illustrated in FIG. 22, the interconnection 2 has a bump connecting land 4 to be connected with a bump electrode from the side of the second surface of the substrate 1, a plurality of wire connecting pads 3 arranged from the peripheral side toward the inner side of the substrate 1 and another wire connecting pad 3D integrated with the bump connecting land 4. The width (the width at the widest portion) of the bump connecting land 4 integrated with the wire connecting pad 3D is, for example, the total width of the bump connecting land 4 and the wire connecting pad 3 (about 0.7 to 0.75 [mm]).

A plurality of electrodes 8 of a semiconductor chip 7C comprise a source electrode (bonding pad fixed, for example, at a potential of [5V]) 8, a ground electrode (bonding pad fixed, for example, at a potential of 0 [V]) 8, a circuit function selecting electrode (bonding pad for determining whether to use or not a circuit function (for example, ROM: Read Only Memory) built in the chip by connecting with a fixed potential (source or ground potential)) 8, a signal electrode (bonding pad used for input, output or input and output of electric signals) 8 and the like.

A plurality of interconnections 2 on the substrate 1 comprise a source interconnection (bonding pad fixed, for example, at a potential of [5V]) 2, a ground interconnection (bonding pad fixed, for example, at a potential of 0 [V]) 2, a signal interconnection (bonding pad used for input, output or input and output of electric signals) 2 and the like.

One source interconnection 2 is electrically connected with a plurality of source electrodes 8 via a plurality of wires 10. One ground interconnection 2 is electrically connected with a plurality of ground electrodes 8 via a plurality of wires 10. One source interconnection 2 is electrically connected with the source electrode 8 and the circuit function selecting electrode 8, each via the wire 10. One ground interconnection 2 is electrically connected with the ground electrode 8 and the circuit function selecting electrode 8, each via the wire 10. In short, one interconnection 2 is electrically connected with a plurality of electrodes 8 fixed at the same potential, each via the wire 10.

The source interconnection 2 is electrically connected with another source interconnection 2 through the wire 10, while the ground interconnection 2 is electrically connected with another ground interconnection 2 through the wire 10.

Thus, the interconnection 2 has the bump connecting land 4 to be connected with the bump electrode from the side of the second surface of the substrate 1, a plurality of wire connecting pads arranged from the peripheral side toward the inner side of the substrate 1 and another wire connecting pad 3D integrated with the bump connecting land 4. Such a structure makes it possible to secure a region for the formation of a plurality of wire connecting pads electrically connected with each other.

By electrically connecting the interconnection 2 with another interconnection 2 via the conductive wire 10 by making use of the wire connecting pad 3 located outside of the semiconductor chip 7C, the pin function of the semiconductor device can be changed easily without a drastic design change.

By electrically connecting, via the conductive wire 10, each of the interconnections 2 with the plurality of electrodes 8 to be fixed at the same potential of the semiconductor chip 7C, the pin function of the semiconductor device can be changed easily without a drastic design change.

By electrically connecting the plurality of electrodes 8 with the same source interconnection 2, the number of signal bump electrodes (signal pins) can be increased by the number of the interconnections 2 (the number of source bump electrodes) reduced owing to the common connection, which makes it possible to multiply the function of the semiconductor device. In addition, the flexibility of the substrate 1 can be improved (a substrate for exclusive use becomes unnecessary).

Among the wire connecting pads 3D, the wire connecting pad 3D integrated with the bump connecting land 4 which is located at the outermost periphery is principally disposed between the bump connecting land 4 and the side of the substrate 1, because unless the wire connecting pad 3D integrated with the bump connecting land 4 is disposed outward, it becomes impossible to connect the plurality of electrodes 8 with the same interconnection 2 in the case where the largest chip is mounted.

(Embodiment 3)

FIG. 23 is a plan view illustrating the substrate of a semiconductor device according to Embodiment 3 of the present invention.

As illustrated in FIG. 23, the semiconductor of this Embodiment has principally the same structure with that of Embodiment 1, but differs in the following points.

In the semiconductor device according to this Embodiment, a plurality of bump connecting lands 4 are spread like an array over the substrate 15. Advantages available by the semiconductor device having such a structure are similar to those available by the above-described Embodiments.

(Embodiment 4)

FIG. 24 is a fragmentary cross-sectional view of a semiconductor device according to Embodiment 4 of the present invention.

As illustrated in FIG. 24, the semiconductor device according to this Embodiment has basically a similar structure to that of the above-described Embodiment 1, but differs in the following points.

The semiconductor device according to this Embodiment has a substrate 16 having an interconnection 2 formed on its chip mounting surface (one main surface) and a bump connecting land 4 formed on the second surface (another main surface) opposite to the chip mounting surface. The substrate 16 is a glass epoxy substrate obtained by impregnating glass fibers with an epoxy resin. The interconnection 2 has wire connecting pads 3A, 3B, 3C successively arranged from the peripheral side toward the inner side of the substrate 16.

The interconnection 2 and bump connecting land 4 are electrically connected through a conductor layer 16B formed in a connecting hole (through hole) 16A which extends from the chip mounting surface of the semiconductor chip 16 to the second surface. With the bump connecting land 4, a bump electrode 12 is electrically and mechanically connected, similar to Embodiment 1. The substrate 16 therefore has a multilayer interconnection structure.

The multilayer interconnection substrate using a glass epoxy material which has already been used practically for a multilayer is formed of the same materials with those of a printed circuit board (PCB). Owing to the same coefficient of thermal expansion, it is highly reliable against the temperature cycle after packaging and is therefore suited for appliances, such as personal computer, which attach great importance to their performances. In addition, the bump connecting land is disposed on the second surface side of the interconnection substrate through the connecting hole, which makes it possible to increase, by the area of the bump connecting land, the space for leading-about the interconnection on the chip mounting surface of the interconnection substrate.

For example, it is necessary to set the diameter of the bump connecting land 4 in consideration of the limitation in the size of the bump electrode 12 as an underlying electrode and, in the case of a tape substrate, a margin to be connected with the underlying connecting hole. In this Embodiment, the diameter of the bump connecting land must be set at as large as 0.6 mm, twice as much as the connecting hole size (0.3 mm) of the multilayer interconnection substrate, which is one of the causes for inhibiting the leading-about of the interconnection.

Advantages similar to those of the above-described Embodiments can be obtained even by the semiconductor device having such a structure.

The invention provided by the present inventors were so far described specifically based on the above-described Embodiments. It should however be borne in mind that the present invention is not limited by these Embodiments. It is needless to say that various changes or modifications can be made within an extent not departing from the gist of the present invention.

The advantages available by the representative inventions disclosed by the present application will next be described simply.

A semiconductor device having, integrated therein, a semiconductor chip smaller in external size than the ordinary semiconductor chip can be prepared without lowering its production yield.

A semiconductor device having, integrated therein, a semiconductor chip smaller in external size than the ordinary semiconductor chip can be prepared without deteriorating its electrical properties.

Claims (3)

What is claimed is:
1. A semiconductor device comprising:
a rectangular interconnection substrate having a first main surface and a second main surface which are opposite to each other;
a plurality of pad rows which are disposed in parallel with each other over the first main surface of said interconnection substrate and are each formed of a plurality of wire connecting pads along the periphery of said first main surface,
a plurality of interconnections which are formed on said interconnection substrate and extend in parallel with each other in a direction crossing each row of said plurality of pad rows and are each electrically and commonly connected with one pad row of said plurality of pad rows,
a plurality of external terminals disposed on the second main surface of said interconnection substrate and electrically connected with said plurality of interconnections, respectively,
a semiconductor chip being disposed over said first main surface of said interconnection substrate, being formed of a rectangular semiconductor substrate and having, on the main surface thereof, a plurality of bonding pads, and
a plurality of bonding wires electrically connecting each of said plurality of bonding pads of said semiconductor chip with one of the wire connecting pads commonly connected with each of said plurality of interconnections, for electrically connecting a plurality of bonding pads of said semiconductor chip with each of said plurality of interconnections;
wherein said plurality of interconnections are formed over the first main surface on which said plurality of wire connecting pads are formed;
wherein a land row formed of a plurality of lands is disposed between two adjacent pad rows of said plurality of pad rows so as to electrically connect said plurality of external terminals with said plurality of interconnections respectively on said first main surface of said interconnection substrate; and
wherein another land row formed of plural lands is disposed in a region close to a central portion of said first main surface inside of the most inner row of said plurality of pad rows so as to electrically connect, on said first main surface of said interconnection substrate, each of said plurality of external terminals with each of said plurality of interconnections.
2. A semiconductor device according to claim 1, wherein each of said plurality of lands is electrically connected with said external terminal via a conductor formed in a through hole which extends from the first main surface to the second main surface of said interconnection substrate.
3. A semiconductor device according to claim 2, wherein said rectangular semiconductor chip is disposed on said first main surface of said interconnection substrate so as to expose the most peripheral pad row of said plurality of pad rows but to cover the other pad row adjacent thereto; and said plurality of bonding pads of said semiconductor chip are electrically connected with said plurality of pads of the most peripheral pad row via said plurality of binding wires.
US09495918 1999-02-15 2000-02-02 Semiconductor device having a shortened wiring length to reduce the size of a chip Expired - Fee Related US6472749B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP3614299A JP2000236040A5 (en) 1999-02-15
JP11-036142 1999-02-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10162613 US6838767B2 (en) 1999-02-15 2002-06-06 Semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10162613 Continuation US6838767B2 (en) 1999-02-15 2002-06-06 Semiconductor device

Publications (1)

Publication Number Publication Date
US6472749B1 true US6472749B1 (en) 2002-10-29

Family

ID=12461554

Family Applications (2)

Application Number Title Priority Date Filing Date
US09495918 Expired - Fee Related US6472749B1 (en) 1999-02-15 2000-02-02 Semiconductor device having a shortened wiring length to reduce the size of a chip
US10162613 Expired - Fee Related US6838767B2 (en) 1999-02-15 2002-06-06 Semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10162613 Expired - Fee Related US6838767B2 (en) 1999-02-15 2002-06-06 Semiconductor device

Country Status (1)

Country Link
US (2) US6472749B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030218246A1 (en) * 2002-05-22 2003-11-27 Hirofumi Abe Semiconductor device passing large electric current
US20040238937A1 (en) * 2001-09-07 2004-12-02 Keiichi Kimura Semiconductor device and voltage regulator
US20050230829A1 (en) * 2004-03-19 2005-10-20 Elpida Memory, Inc. Semiconductor device
US20050230794A1 (en) * 2002-11-08 2005-10-20 Yoshinori Shizuno Semiconductor device with improved design freedom of external terminal
US20090174060A1 (en) * 2001-02-06 2009-07-09 Renesas Technology Corp. Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US20100176516A1 (en) * 2009-01-14 2010-07-15 Ko-Wei Lin Substrate having optional circuits and structure of flip chip bonding
US20120061850A1 (en) * 2010-09-13 2012-03-15 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US20120074569A1 (en) * 2008-05-09 2012-03-29 Panasonic Corporation Semiconductor device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1661174A1 (en) * 2003-08-08 2006-05-31 Dow Corning Corporation Process for fabricating electronic components using liquid injection molding
JP4137929B2 (en) * 2005-09-30 2008-08-20 シャープ株式会社 Semiconductor device
JP2009105139A (en) * 2007-10-22 2009-05-14 Shinko Electric Ind Co Ltd Wiring board and manufacturing method thereof, and semiconductor device
JP4973463B2 (en) 2007-11-16 2012-07-11 トヨタ自動車株式会社 Semiconductor device
JP4991637B2 (en) * 2008-06-12 2012-08-01 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
CN101887874B (en) * 2009-05-13 2012-01-25 日月光半导体制造股份有限公司 Substrate having single patterned metal layer, and package applied with the substrate , and methods of manufacturing of the substrate and package
US20100289132A1 (en) * 2009-05-13 2010-11-18 Shih-Fu Huang Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
US8367473B2 (en) * 2009-05-13 2013-02-05 Advanced Semiconductor Engineering, Inc. Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof
US8330267B2 (en) * 2009-09-08 2012-12-11 Advanced Semiconductor Engineering, Inc. Semiconductor package
US8786062B2 (en) 2009-10-14 2014-07-22 Advanced Semiconductor Engineering, Inc. Semiconductor package and process for fabricating same
US20110084372A1 (en) 2009-10-14 2011-04-14 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8405213B2 (en) 2010-03-22 2013-03-26 Advanced Semiconductor Engineering, Inc. Semiconductor package including a stacking element
KR20140016549A (en) * 2012-07-30 2014-02-10 삼성디스플레이 주식회사 Organic light emitting diode display and manufacturing method thereof
KR20140077478A (en) 2012-12-14 2014-06-24 엘지이노텍 주식회사 Light emitting device package

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09121002A (en) * 1995-10-25 1997-05-06 Sharp Corp Semiconductor device and manufacture thereof
US5903051A (en) * 1998-04-03 1999-05-11 Motorola, Inc. Electronic component and method of manufacture
JPH11204549A (en) * 1998-01-13 1999-07-30 Citizen Watch Co Ltd Manufacture of semiconductor device
US6054755A (en) * 1997-10-14 2000-04-25 Sumitomo Metal (Smi) Electronics Devices Inc. Semiconductor package with improved moisture vapor relief function and method of fabricating the same
US6060775A (en) * 1996-07-30 2000-05-09 Texas Instruments Incorporated Semiconductor device
US6064111A (en) * 1996-07-31 2000-05-16 Hitachi Company, Ltd. Substrate for holding a chip of semi-conductor package, semi-conductor package, and fabrication process of semi-conductor package
US6160313A (en) * 1998-03-31 2000-12-12 Fujitsu Limited Semiconductor device having an insulating substrate
US6198165B1 (en) * 1998-05-29 2001-03-06 Sharp Kabushiki Kaisha Semiconductor device
US6201707B1 (en) * 1998-05-28 2001-03-13 Sharp Kabushiki Kaisha Wiring substrate used for a resin-sealing type semiconductor device and a resin-sealing type semiconductor device structure using such a wiring substrate
US6232650B1 (en) * 1997-07-30 2001-05-15 Hitachi, Ltd. Semiconductor device having a chip mounted on a flexible substrate with separated insulation layers to prevent short-circuiting
US6232661B1 (en) * 1998-07-14 2001-05-15 Texas Instruments Incorporated Semiconductor device in BGA package and manufacturing method thereof
US6242815B1 (en) * 1999-12-07 2001-06-05 Advanced Semiconductor Engineering, Inc. Flexible substrate based ball grid array (BGA) package

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62213261A (en) * 1986-03-14 1987-09-19 Canon Inc Long device array member

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09121002A (en) * 1995-10-25 1997-05-06 Sharp Corp Semiconductor device and manufacture thereof
US6060775A (en) * 1996-07-30 2000-05-09 Texas Instruments Incorporated Semiconductor device
US6064111A (en) * 1996-07-31 2000-05-16 Hitachi Company, Ltd. Substrate for holding a chip of semi-conductor package, semi-conductor package, and fabrication process of semi-conductor package
US6232650B1 (en) * 1997-07-30 2001-05-15 Hitachi, Ltd. Semiconductor device having a chip mounted on a flexible substrate with separated insulation layers to prevent short-circuiting
US6054755A (en) * 1997-10-14 2000-04-25 Sumitomo Metal (Smi) Electronics Devices Inc. Semiconductor package with improved moisture vapor relief function and method of fabricating the same
JPH11204549A (en) * 1998-01-13 1999-07-30 Citizen Watch Co Ltd Manufacture of semiconductor device
US6160313A (en) * 1998-03-31 2000-12-12 Fujitsu Limited Semiconductor device having an insulating substrate
US5903051A (en) * 1998-04-03 1999-05-11 Motorola, Inc. Electronic component and method of manufacture
US6201707B1 (en) * 1998-05-28 2001-03-13 Sharp Kabushiki Kaisha Wiring substrate used for a resin-sealing type semiconductor device and a resin-sealing type semiconductor device structure using such a wiring substrate
US6198165B1 (en) * 1998-05-29 2001-03-06 Sharp Kabushiki Kaisha Semiconductor device
US6232661B1 (en) * 1998-07-14 2001-05-15 Texas Instruments Incorporated Semiconductor device in BGA package and manufacturing method thereof
US6242815B1 (en) * 1999-12-07 2001-06-05 Advanced Semiconductor Engineering, Inc. Flexible substrate based ball grid array (BGA) package

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Electronic Parts and Materials", Sep. 1998, published by Kogyo Chosakai, pp. 22-27, 33-41, with English translations.

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7755182B2 (en) * 2001-02-06 2010-07-13 Renesas Technology Corp. Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US20090174060A1 (en) * 2001-02-06 2009-07-09 Renesas Technology Corp. Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US7550837B2 (en) 2001-09-07 2009-06-23 Ricoh Company, Ltd. Semiconductor device and voltage regulator
US20040238937A1 (en) * 2001-09-07 2004-12-02 Keiichi Kimura Semiconductor device and voltage regulator
US20060113632A1 (en) * 2001-09-07 2006-06-01 Keiichi Kimura Semiconductor device and voltage regulator
US7061093B2 (en) * 2001-09-07 2006-06-13 Ricoh Company, Ltd. Semiconductor device and voltage regulator
US20030218246A1 (en) * 2002-05-22 2003-11-27 Hirofumi Abe Semiconductor device passing large electric current
US7323778B2 (en) * 2002-11-08 2008-01-29 Oki Electric Industry Co., Ltd. Semiconductor device with improved design freedom of external terminal
US20050230794A1 (en) * 2002-11-08 2005-10-20 Yoshinori Shizuno Semiconductor device with improved design freedom of external terminal
US20050230829A1 (en) * 2004-03-19 2005-10-20 Elpida Memory, Inc. Semiconductor device
US20120074569A1 (en) * 2008-05-09 2012-03-29 Panasonic Corporation Semiconductor device
US8907468B2 (en) * 2008-05-09 2014-12-09 Panasonic Corporation Semiconductor device
US20100176516A1 (en) * 2009-01-14 2010-07-15 Ko-Wei Lin Substrate having optional circuits and structure of flip chip bonding
US8089164B2 (en) 2009-01-14 2012-01-03 Advanced Semiconductor Engineering, Inc. Substrate having optional circuits and structure of flip chip bonding
US20120061850A1 (en) * 2010-09-13 2012-03-15 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US8692383B2 (en) * 2010-09-13 2014-04-08 Renesas Electronics Coporation Semiconductor device and method of manufacturing the same
US9087816B2 (en) 2010-09-13 2015-07-21 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date Type
US20020153618A1 (en) 2002-10-24 application
JP2000236040A (en) 2000-08-29 application
US6838767B2 (en) 2005-01-04 grant

Similar Documents

Publication Publication Date Title
US6057601A (en) Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate
US6326696B1 (en) Electronic package with interconnected chips
US5847458A (en) Semiconductor package and device having heads coupled with insulating material
US6518089B2 (en) Flip chip semiconductor device in a molded chip scale package (CSP) and method of assembly
US6414381B1 (en) Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board
US5767009A (en) Structure of chip on chip mounting preventing from crosstalk noise
US5903052A (en) Structure for semiconductor package for improving the efficiency of spreading heat
US6365963B1 (en) Stacked-chip semiconductor device
US5991156A (en) Ball grid array integrated circuit package with high thermal conductivity
US5969426A (en) Substrateless resin encapsulated semiconductor device
US4677526A (en) Plastic pin grid array chip carrier
US6828665B2 (en) Module device of stacked semiconductor packages and method for fabricating the same
US6400010B1 (en) Substrate including a metal portion and a resin portion
US6720666B2 (en) BOC BGA package for die with I-shaped bond pad layout
US6692987B2 (en) BOC BGA package for die with I-shaped bond pad layout
US6380048B1 (en) Die paddle enhancement for exposed pad in semiconductor packaging
US6528876B2 (en) Semiconductor package having heat sink attached to substrate
US6340793B1 (en) Semiconductor device
US5838061A (en) Semiconductor package including a semiconductor chip adhesively bonded thereto
US7298033B2 (en) Stack type ball grid array package and method for manufacturing the same
US7777351B1 (en) Thin stacked interposer package
US5583377A (en) Pad array semiconductor device having a heat sink with die receiving cavity
US6515356B1 (en) Semiconductor package and method for fabricating the same
US6191477B1 (en) Leadless chip carrier design and structure
US6731009B1 (en) Multi-die assembly

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI KOKKAI SEMICONDUCTOR, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HIRANO, TSUGIHIKO;OZAWA, HIDEMI;REEL/FRAME:013228/0235;SIGNING DATES FROM 19991130 TO 19991231

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HIRANO, TSUGIHIKO;OZAWA, HIDEMI;REEL/FRAME:013228/0235;SIGNING DATES FROM 19991130 TO 19991231

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20101029