US6465873B1 - Semiconductor gettering structures - Google Patents

Semiconductor gettering structures Download PDF

Info

Publication number
US6465873B1
US6465873B1 US09282107 US28210799A US6465873B1 US 6465873 B1 US6465873 B1 US 6465873B1 US 09282107 US09282107 US 09282107 US 28210799 A US28210799 A US 28210799A US 6465873 B1 US6465873 B1 US 6465873B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
gettering
implantation
structure
recess
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09282107
Inventor
Fernando González
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/06Gettering
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/913Active solid-state devices, e.g. transistors, solid-state diodes with means to absorb or localize unwanted impurities or defects from semiconductors, e.g. heavy metal gettering

Abstract

The present invention relates to the formation of multiple gettering structures within a semiconductive substrate by ion implantation through recesses in the semiconductive substrate. A preferred embodiment of the present invention includes forming the recesses by using a reactive anisotropic etching medium, followed by implanting a gettering material. The gettering material is implanted by changing the gettering material for the reactive anisotropic etching medium. An advantage of the method of the present invention is that gettering structures are formed without the cost of an extra masking procedure and without the expense of MeV implantation equipment and procedures. As a result, metallic contaminants will not move as freely through the semiconductive substrate in the region of an active area proximal to the gettering structures. Following implantation and formation of the gettering structures, thermal processing may be carried out in order to induce lateral spread or widening of each of the gettering structures. In some embodiments, it may be desirable that each gettering structure substantially contact an adjacent gettering structure, which may be accomplished by directional ion implantation. In another embodiment of the present invention, a dual implantation is carried out. The shallow implantation migrates during thermal processing to fill crystal originated particles or pits (COPs) within the semiconductive substrate.

Description

RELATED APPLICATIONS

This is a divisional of U.S. patent application Ser. No. 08/916,940, filed on Aug. 21, 1997, now U.S. Pat. No. 6,133,123, which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to semiconductor devices. More particularly, the present invention relates to semiconductor gettering structures and methods of forming them. One embodiment of the present invention relates to ion-implanted gettering structures that are implanted substantially below the bottom of isolation trenches.

2. The Relevant Technology

In the microelectronics industry, a substrate refers to one or more semiconductor layers or structures which includes active or operable portions of semiconductor devices. In the context of this document, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material such as a semiconductive wafer, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term substrate refers to any supporting structure including but not limited to the semiconductive substrates described above.

The ever-present pressure upon the microelectronics industry to shrink electronic devices and to crowd a higher number of electronic devices onto a single die, called miniaturization, has required development of isolation trenches to replace such structures as local oxidation of silicon (LOCOS) regions. As miniaturization continues to shrink dimensions of electronic devices, limitations on the ability to restrict chemical impurities in the fabrication process are being reached. To compensate for such chemical impurities limitations, gettering structures are formed within semiconductive devices that have an affinity for chemical impurities.

One prior art method of forming a gettering structure is blanket implantation of ions within the semiconductive substrate as illustrated in FIG. 1 so as to damage the material of the semiconductive substrate. In FIG. 1 it can be seen that a semiconductor structure 10 includes a substrate 12, preferably composed of a semiconductor material, such as silicon or germanium, and having an upper surface 26 and an oxide layer 14 thereupon. Blanket implantation of semiconductor structure 10 is illustrated wherein a gettering structure 32 comprises damaged silicon created by ions that have been implanted with mega electron volt (MeV) implantation equipment. As referred to herein, KeV implantation equipment can implant with energy in a range from about 25 Kev to about 600 Kev, and MeV implantation equipment can implant with energy in a range from about 25 Kev to about 2800 Kev. Damage is contained within gettering structure 32 which is at a depth d. Blanket implantation, however, causes damage in the semiconductive materials within gettering structure 32. A diode junction 42 is seen below region 40 which adjacent to active area 20 and field oxide region 15 which can be formed by LOCOS processing.

Gettering structure 32 includes substantial disturbance of the monocrystalline lattice of the semiconductive material that not only compromises the semiconductive integrity of semiconductor substrate 12, but also allows contaminants to migrate and be captured within gettering structure 32. Attempts to improve the gettering efficiency of gettering structure 32, such as heat treating, may be constrained by the allowable thermal budget in a given process.

Lattice vacancies and crystal originated pits (COPs) often form during the crystal pulling process. COPs both disturb the integrity of a semiconductor device due to surface pits. Self implantation of interstitials into region 30 seen in FIGS. 1 and 2, such as with silicon, can reduce the size of the surface pits or eliminate them with an anneal adequate thermal cycle.

Another way to form gettering structure 32 is to use a mask 18, as seen in FIG. 2, to keep the gettering implanted materials away from regions that will cause leakage or other problems, for example at an N-well edge. Mask 18, however, adds cost to the process. FIG. 2 illustrates the prior art method of implantation of a gettering structure 32 through a mask 18. It can been seen that a semiconductor structure 10 includes a substrate 12 composed of a semiconductor material such as silicon or germanium, an oxide layer 14, and mask 18. It can been seen that mask 18 has been patterned to form an implant corridor 22 through which ions may be implanted into substrate 12. Also shown is a bottom 38 of active area 20 below mask 18. A detriment of the structure see in FIG. 2 is the capital and energy requirements in masking the structure prior to implanting gettering structure 32.

Another problem of forming a gettering layer is the energy and equipment cost of using KeV implantation equipment versus MeV implantation equipment. KeV implantation equipment, which implants close to the surface of implantation, incurs a greater risk of defects close to the surface of implantation. Conversely, MeV implantation equipment can implant farther away from the surface of implantation than KeV implantation equipment and therefor has less of a risk of defects close to the surface of implantation. The cost of KeV implantation equipment is less than that of MeV implantation equipment.

Gettering structure 32 has a shape that has an initial width equivalent to the width of an implant corridor 22 and a final Width W that is formed naturally by spreading implanted species. Region 30 may cause contaminants to be more mobile through the damaged lattice therein. Gettering structure 32 is required to be formed at a depth d, seen in FIG. 1, that is sufficiently beneath active area 20 such that metallic contaminants do not encroach therewithin.

What is needed is a method of forming a semiconductor gettering structure that avoids the problems of the prior art. In particular, what is needed is a method of forming a semiconductor gettering structure by ion implantation that minimizes crystal lattice dislocations caused by ion implantation. What is also needed is a method of forming a semiconductor gettering structure that uses less capital and energy cost than that which was used in the prior art.

SUMMARY OF THE INVENTION

The present invention relates to the formation of a gettering structure by ion implantation. Formation of a gettering structure is carried out by ion implantation of a material that has an affinity for impurities such as metals. Iron is a typical metal impurity. The ion implantation material may be such elements as oxygen, silicon, germanium, and equivalents. Ion implantation is carried out using high current implantation techniques that are known in the art.

A preferred embodiment of the present invention includes forming a recess in a semiconductive substrate within active areas that border on the recess. The recess is preferably formed by using a reactive anisotropic etching medium. Next, ions are implanted by changing the ion implantation process for a process for a reactive anisotropic etching medium. The inventive method creates separate gettering regions beneath the recess without causing substantial damage within active areas that border on the recess.

An advantage of the method of the present invention is that semiconductor gettering structures are formed without a masking procedure. Additionally, the inventive method can use KeV implantation equipment and processes, although more expensive MeV implantation equipment can also be used. Metallic contaminants will diffuse freely through the semiconductive substrate to any depth. Another advantage of the present invention is that lateral spread of ions that cause damage in the semiconductor substrate during implantation is reduced due to the lower energy KeV implantation of high current implantation as opposed to MeV implantation. Also, the lateral spread of ions during implantation is reduced due to a shallower implantation depth when using the lower energy KeV implantation of high current implantations.

Following implantation and formation of a gettering structure, thermal processing may be carried out in order to induce a lateral spreading or widening of the gettering structure. In some embodiments, it may be desirable that the gettering structure substantially contacts an adjacent gettering structure. Such substantial contact of gettering structures may be accomplished by a variable angle of ion implantation. As such, the method of forming a semiconductor structure includes expanding of the gettering structure by thermal processing.

In another embodiment of the present invention, a dual implantation is carried out. A semiconductor structure is dual implanted whereby a gettering structure and a shallow implantation are formed. The gettering structure has a higher concentration than the shallow implantation. Following dual implantation, a single anneal is carried out to eliminate vacancy clusters and silicon pits that are formed during routine crystal pulling at the region near an upper surface of the semiconductive substrate by injecting interstitials through a self-implantation. Subsequent annealing leaves the gettering structure substantially intact to act as a getterer for further processing and during field use.

The shallow implantation of the interstitial injection migrates during thermal processing to fill crystal originated particles or pits (COPs) within the semiconductive substrate. Where the semiconductive substrate is monocrystalline silicon, implantation of a neutral species such as silicon, germanium, and the like will add interstitials to the semiconductive substrate. During thermal processing, the interstitials will move into the COPs thereby rectifying defects caused during crystal pulling.

An alternate method embodiment combines implantation through a recess in the semiconductive substrate to form a gettering structure with forming a shallow implantation after filling the recess with a dielectric material. In this embodiment, thermal processing to expand the gettering structure is preferably controlled such that the gettering structure does not expand into a diode junction region and thereby cause leakage.

The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrated and not restrictive. These and other features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

FIG. 1 is an elevational cross section view of a blanket implantation of a gettering layer according to the prior art.

FIG. 2 is an elevational cross section view of an implantation of a gettering layer through a masking layer according to the prior art.

FIG. 3a is an elevational cross section view of an implanted semiconductor gettering structure located below the bottom of a recess, such as an isolation trench.

FIG. 3b is an elevational cross section view of the structure shown in FIG. 3a, although the gettering structure is wider and has a different shape due to an alternative angle of ion implantation.

FIG. 4 is an elevational cross section view of expanded gettering structures according to the invention, in which each expanded gettering structure overlaps at least one neighboring gettering structure, and in which ion implantation concentration profiles are depicted in both horizontal (left-to-right) and vertical (top-to-bottom) analyses.

FIG. 5 is an elevational cross section view of a dual-implanted semiconductor gettering structure in which a shallow implantation assists in removing substantially all crystal originated pits (COPs) in a region above the main gettering structure, which COPs are formed incident to crystal pulling.

FIG. 6 is an elevational cross section view of the dual-implantation technique shown in FIG. 5 in which both the gettering structures formed and the shallow implantations are carried out after formation of isolation structures.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made to the drawings wherein like structures will be provided with like reference designations. It is to be understood that the drawings are diagrammatic and schematic representations of embodiments of the present invention and are not drawn to scale.

The present invention relates to the formation of a gettering structure by ion implantation. According to the present invention, FIGS. 3a and 3 b illustrate a semiconductor structure 10 that includes a semiconductor substrate 12, oxide layer 14, nitride layer 16, and mask 18. Mask 18 is formed by patterning and etching, where the etching is preferably anisotropic etching. The etch forms a recess such as a trench 24. Trench 24 is interposed between two active areas 20. In this embodiment trench 24 is an isolation structure.

Formation of gettering structure 32 is carried out by ion implantation of a material that has an affinity for impurities such as metals. Iron is a typical metal impurity. The ion implantation material may be such materials as oxygen, silicon, gerrianium, and equivalents. Ion implantation is carried out using high current implantation techniques that are known in the art as having a KeV implantation power.

Where trench 24 is an isolation trench to isolate active areas 20, a depth td of trench 24 is to be in a range from 0.1 microns to about 1.0 microns, preferably from about 0.2 microns to about 0.6 microns, and most preferably from about 0.2 microns to about 0.3 microns. Depth td+d′ of implantation of ions is measured from an upper surface 26 of substrate 12.

In general, a recess proposed by the inventive method that has a width in a range from about 0.2 microns to about 0.6 microns will preferably have a depth in a range from about 0.1 microns to about 1.0 microns. A recess proposed by the inventive method that has a width in a range from about 0.18 microns to about 0.25 microns will preferably have a depth in a range from about 0.2 microns to about 0.3 microns.

Implantation of ions according to the prior art, as seen in FIG. 2, will have a first characteristic dimension of width W, that relates to depth d, the characteristic width of an implant corridor 22, and the characteristic energy by which it was implanted. A gettering structure fabricated by the method of the present invention will have a second characteristic dimension that can be related to implantation depth d′, implantation width W′ and characteristic mask gap width of implant corridor 22 as seen in FIGS. 3a and 3 b. The second characteristic dimension of width W′ will be relatively narrower than the first characteristic dimension of width W because ions are implanted at a lower energy and penetrate to a shallower penetration depth. Such penetration does not cause as pronounced a spreading as in the prior art where implanted ions must penetrate through materials that makes a penetration distance substantially equivalent to depth d as shown in FIGS. 1 and 2. By contrast, the presence of trench 24 enables a lower energy implantation at depth (d′ seen in FIGS. 3a and 3 b as compared to the higher energy implantation at deeper depth d seen in FIGS. 1 and 2. MeV implantation equipment, however, can also be used.

The novel method enables gettering damage to be contained close to the surface of implantation with a low energy of implantation due to the presence of a trench through which the implantation is made. Although the gettering structure is close to the bottom of the trench, which is also surface of implantation, the junction is not effected. The junction is not effected by the presence of the gettering structure because the gettering structure is not beneath and aligned with the junction, but rather is beneath and aligned with the trench, which is an isolation region.

A preferred embodiment of the present invention includes forming the recess by using a reactive anisotropic etching medium, followed by implanting ions. The ions are implanted by changing the ions of the ion implantation process for ions used in a reactive anisotropic etching medium. Changing the ions of the ion implantation process is done preferably within a single processing vessel and without exposure to the ambient. This method has the advantage of handling of the semiconductor structure a reduced number of times while subjecting it to multiple processing steps. The inventive method creates a plurality of gettering regions, seen in elevational cross section in FIG. 3, under a trench bottom 28 without-causing substantial damage within active area 20.

An advantage of the method of the present invention is that semiconductor gettering structures are formed without the cost of an extra masking procedure and without the expense of using MeV implantation equipment and procedures. Another advantage of the method of the present invention is that metallic contaminants will move more freely through region 30 toward gettering structures 32. Metallic contaminants, however, will not move as freely through substrate 12 in the regions of active areas 20. Another advantage of the present invention is that lateral spreading of ions during implantation is reduced due to the lower energy implantation of high current KeV implantation as opposed to MeV implantation.

FIG. 3a shows implantation of ions through trench 24 at an angle substantially normal to an upper surface 26, whereas FIG. 3b shows implantation of ions through trench 24 at an angle that is not substantially normal to upper surface 26. As a result, width W′ of FIG. 3b is greater than that of FIG. 3a. By using a broad range of angles of ion implantation, a substantially arcuate crescent shape gettering structure 32, seen in FIG. 3b, can result.

Following implantation and formation of gettering structures 32, thermal processing may be carried out in order to cause some lateral spread or widening of width W′ of gettering structures 32 in FIGS. 3a and 3 b. In some embodiments, it may be desirable that each gettering structure 32 substantially contact an adjacent gettering structure 32. The contact of one gettering structure to an adjacent gettering structure may be accomplished by directional ion implantation, seen in FIG. 3b, through implant corridor 22,and trench 24 such that ions penetrate both trench bottom 28 and trench wall 36 in a region near a bottom 38 of active area 20.

FIG. 4 illustrates the advantage of forming gettering structures 32 by the method of the present invention. The method of forming a semiconductor structure illustrated in FIG. 4 includes expanding of gettering structures 32 by thermal processing. Gettering structures 32 are substantially laterally continuous (viewed left-to-right or right-to-left) between first and second active areas 20. Formation of gettering structure 32 is carried out by implantation through trench bottom 28 while a trench 44 is open and not yet filled. As in previous embodiments, formation of gettering structures 32 is accomplished without an extra masking step by using nitride layer 16 and mask 18 that were used to form trench 24 by anisotropic etching as illustrated in FIGS. 3a and 3 b. FIG. 4 also illustrates gettering, materials in concentration profiles by the graph to the right of semiconductor structure 10 (vertical concentration profile) and below semiconductor structure 10 (horizontal concentration profile).

In another embodiment of the present invention, a dual implantation is carried out as illustrated in FIG. 5. In FIG. 5, it can be seen that a semiconductor structure 10 has been dual implanted whereby a gettering structure 32 and a shallow implantation 36 are formed. At the right of FIG. 5, a graph illustrates gettering materials concentration [G] as a function of depth d within semiconductor structure 10. Shallow implantation 36 has a concentration illustrated by a concentration profile, the peak of which is also marked with the numeral 36 in the graph. For example, shallow implantation 36 can have a concentration in a range from about 1×1013 atoms/cm−3 to about 5×1014 atoms/cm−3. Gettering structure 32 is illustrated with a concentration profile, the peak of which is also illustrated with the numeral 32 in the graph. Following dual implantation, a single anneal is carried out whereby vacancy clusters that are formed during routine crystal pulling are eliminated at the region near upper surface 26 while leaving gettering structure 32 substantially intact to act as a getterer for further processing and during field use.

Crystal originated particles or pits (COPs) are modified by reducing the defect width interstitial injection to form shallow implantation 36. Where substrate 12 is monocrystalline silicon, implantation of a neutral species such as silicon and the like will add interstitials to substrate 12. During thermal processing, the interstitials will move into the COPs thereby rectifying defects caused during crystal pulling.

In this embodiment of the present invention, an example of dual implantation is given. In a first implantation, silicon is implanted at an energy in a range from about 600 KeV to about 3 MeV, preferably from about 2 MeV to about 3 MeV, most preferably about 2.5 MeV and a concentration in a range from about 1 E14 atoms/cm3 to about 1 E15 atoms/cm3, preferably from about 2.5 E14 atoms/cm3 to about 7.5 E14 atoms/cm3, most preferably about 5 E14 atoms/cm3. Thereby, gettering structure 32 is formed as illustrated in FIG. 5. A second implantation is carried out using silicon wherein implantation is done at an energy range from about 600 KeV to about 3000 KeV, preferably from about 2000 KeV to about 3000 KeV, most preferably about 200 KeV and at a concentration in a range from about 5E12 atoms/cm3 to about 5SE13 atoms/cm3, preferably from about 7.5 E12 atoms/cm3 to about 2.5E13 atoms/cm3, most preferably about 1 E13 atoms/cm3.

Thermal processing then follows after which a substantially defect free zone 43 is formed within substrate 12. By a substantially defect free zone 43, it is intended to mean a zone in which COPs formed in spite of the current state of the crystal pulling art are reduced. The reduction of defects by this technique results in a zone 43 having defects reduced by about 50%, preferably above about 90%, and most preferably above about 99%. It can be appreciated that selection of materials and dual implant conditions will depend upon the quality of materials used, the degree of substantial elimination of COPs required, the species being implanted, and the duration and intensity of thermal processing to cause migration of implanted materials to eliminate the COPs.

An alternate method embodiment illustrated in FIG. 6 combines implantation through a filled trench 44, prior to filling of the same, to form gettering structure 32 with forming shallow implantation 36. For example, filled trench 44 is first filled, preferably with a dielectric material, after implantation. Then, semiconductor structure 10 is planarized to remove nitride layer 16 as is shown in FIGS. 3a and 3 b. Next, shallow implantation 36 is formed and a thermal treatment is carried out to form defect free zone 43 between upper surface 26 and gettering structure 32.

Thermal processing to expand gettering structure 32 is preferably controlled such that gettering structure 32 does not expand into diode junction region 40 and across diode junction boundary 42. It will be appreciated that thermal processing conditions will be selected according to the specific application, wherein concentrations of gettering structure 32, the width of trench 44, and the size of diode junction region 40 between adjacent trenches 44 must be taken into account.

The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrated and not restrictive. The scope of the invention is, therefore, indicated by the appended claims and their combination in whole or in part rather than by the foregoing description. All changes that come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims (22)

What is claimed and desired to be secured by United States Letters Patent is:
1. A gettering structure comprising:
a recess in a semiconductor substrate, said recess having a bottom; and
a gettering region below and separated from said bottom, said gettering region having:
a vertical concentration profile of a gettering material that has a first minimum below said bottom, a maximum below said first minimum, and a second minimum below said maximum; and
a horizontal concentration profile of a gettering material that has a first minimum proximate a first wall of said recess, a maximum substantially centered upon said recess, and a second minimum proximate a second wall of said recess.
2. A gettering structure according to claim 1, further comprising:
an implantation region below an upper surface of said semiconductor substrate, above said bottom of said recess, and substantially lateral to said recess.
3. A gettering structure according to claim 1, wherein said semiconductor substrate is substantially devoid of COPs above said gettering region.
4. A gettering structure according to claim 2, wherein said implantation region has a concentration in a range from about 1×1013 atoms/cm−3 to about 5×1014 atoms/cm−3.
5. A gettering structure according to claim 1, wherein said recess exposes a first side of an active area.
6. A gettering structure according to claim 1, wherein said recess is positioned immediately adjacent to an N-P diode junction.
7. A gettering structure according to claim 1, wherein said recess is substantially filled with a dielectric material.
8. A gettering structure comprising:
a recess in a semiconductor substrate, said recess being filled with a dielectric material and having a bottom, said semiconductor substrate having an upper surface;
an implantation region below the upper surface of said semiconductor substrate, above the bottom of the recess, and lateral to the recess; and
a gettering region below and separated from said bottom, said gettering region having:
a vertical concentration profile of a gettering material that has a first minimum below said bottom, a maximum below said first minimum, and a second minimum below said maximum; and
a horizontal concentration profile of a gettering material that has a first minimum proximate a first wall of said recess, a maximum substantially centered upon said recess, and a second minimum proximate a second wall of said recess.
9. A gettering structure according to claim 8, wherein said semiconductor substrate is devoid of COPs above said gettering region.
10. A gettering structure according to claim 8, wherein said implantation region has a concentration in a range from about 1×1013 atoms/cm−3 to about 5×1014 atoms/cm−3.
11. A gettering structure according to claim 8, wherein said recess exposes a first side of an active area.
12. A gettering structure according to claim 11, wherein said recess is positioned adjacent to an N-P diode junction.
13. A microelectronic device comprising:
at least one recess in a semiconductor substrate, said recess having a bottom;
a gettering region below, aligned with, and separated from said bottom, said gettering region having lateral dimensions substantially equivalent to lateral dimensions of said recess, said gettering region having:
a vertical concentration profile of a gettering material that has a first minimum below said bottom, a maximum below said first minimum, and a second minimum below said maximum; and
a horizontal concentration profile of a gettering material that has a first minimum proximate a first wall of said recess, a maximum substantially centered upon said recess, and a second minimum proximate a second wall of said recess; and
a dielectric material substantially filling said recess.
14. A microelectronic device according to claim 13, further comprising an implantation region within said semiconductor substrate above said bottom of said recess.
15. A microelectronic device according to claim 13, further comprising an N-P diode junction adjacent to the recess, the N-P diode junction being substantially unaffected electrically by said gettering region.
16. A microelectronic device according to claim 13, wherein said recess has a depth in a range from about 0.1 microns to about 1 micron.
17. A microelectronic device according to claim 16, wherein said recess has a width in a range from about 0.2 microns to about 0.6 microns.
18. A microelectronic device comprising:
a semiconductor substrate having therein:
at least one recess having a bottom;
a diode junction adjacent to the recess; and
an implantation region above the bottom of the recess;
a gettering region below, aligned with, and separated from the bottom of the recess, the gettering region having lateral dimensions substantially equivalent to lateral dimensions of the recess, the diode junction being electrically unaffected by the gettering region, said gettering region having:
a vertical concentration profile of a gettering material that has a first minimum below said bottom, a maximum below said first minimum, and a second minimum below said maximum; and
a horizontal concentration profile of a gettering material that has a first minimum proximate a first wall of said recess, a maximum substantially centered upon said recess, and a second minimum proximate a second wall of said recess; and
a dielectric material substantially filling said recess.
19. A microelectronic device according to claim 18, wherein said recess has a depth in a range from about 0.1 microns to about 1 micron.
20. A microelectronic device according to claim 19, wherein said recess has a width in a range from about 0.2 microns to about 0.6 microns.
21. A microelectronic device according to claim 18, wherein said semiconductor substrate is devoid of COPs above said gettering region.
22. A gettering structure comprising:
a recess in a semiconductor substrate, said recess having a bottom; and
a gettering region below and separated from said bottom, said gettering region having:
a vertical concentration profile of a gettering material that has a first minimum below said bottom, a maximum below said first minimum, and a second minimum below said maximum; and
a horizontal concentration profile of a gettering material that has a first minimum located laterally beyond the recess, a maximum substantially centered upon said recess, and a second minimum located laterally beyond the recess.
US09282107 1997-08-21 1999-03-31 Semiconductor gettering structures Expired - Lifetime US6465873B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08916940 US6133123A (en) 1997-08-21 1997-08-21 Fabrication of semiconductor gettering structures by ion implantation
US09282107 US6465873B1 (en) 1997-08-21 1999-03-31 Semiconductor gettering structures

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09282107 US6465873B1 (en) 1997-08-21 1999-03-31 Semiconductor gettering structures

Publications (1)

Publication Number Publication Date
US6465873B1 true US6465873B1 (en) 2002-10-15

Family

ID=25438114

Family Applications (4)

Application Number Title Priority Date Filing Date
US08916940 Expired - Lifetime US6133123A (en) 1997-08-21 1997-08-21 Fabrication of semiconductor gettering structures by ion implantation
US09282107 Expired - Lifetime US6465873B1 (en) 1997-08-21 1999-03-31 Semiconductor gettering structures
US09628620 Expired - Lifetime US6509248B1 (en) 1997-08-21 2000-07-31 Fabrication of semiconductor gettering structures by ion implantation
US09628527 Expired - Lifetime US6479875B1 (en) 1997-08-21 2000-07-31 Fabrication of semiconductor gettering structures by ion implantation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08916940 Expired - Lifetime US6133123A (en) 1997-08-21 1997-08-21 Fabrication of semiconductor gettering structures by ion implantation

Family Applications After (2)

Application Number Title Priority Date Filing Date
US09628620 Expired - Lifetime US6509248B1 (en) 1997-08-21 2000-07-31 Fabrication of semiconductor gettering structures by ion implantation
US09628527 Expired - Lifetime US6479875B1 (en) 1997-08-21 2000-07-31 Fabrication of semiconductor gettering structures by ion implantation

Country Status (1)

Country Link
US (4) US6133123A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040235264A1 (en) * 2003-05-21 2004-11-25 Micron Technology, Inc. Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers
US20050023612A1 (en) * 2003-05-21 2005-02-03 Micron Technology, Inc. Ultra-thin semiconductors bonded on glass substrates
US6958264B1 (en) * 2001-04-03 2005-10-25 Advanced Micro Devices, Inc. Scribe lane for gettering of contaminants on SOI wafers and gettering method
US20050250274A1 (en) * 2003-07-21 2005-11-10 Micron Technology, Inc. Gettering using voids formed by surface transformation
US7045885B1 (en) 2004-12-09 2006-05-16 Hewlett-Packard Development Company, L.P. Placement of absorbing material in a semiconductor device
US20060208343A1 (en) * 2003-05-07 2006-09-21 Micron Technology, Inc. Micromechanical strained semiconductor by wafer bonding
US20070187683A1 (en) * 2006-02-16 2007-08-16 Micron Technology, Inc. Localized compressive strained semiconductor
US7501329B2 (en) 2003-05-21 2009-03-10 Micron Technology, Inc. Wafer gettering using relaxed silicon germanium epitaxial proximity layers
US7964124B2 (en) 2002-01-17 2011-06-21 Micron Technology, Inc. Method of forming cellular material

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6172413B1 (en) 1997-10-09 2001-01-09 Micron Technology, Inc. Chip leads constrained in dielectric media
US6444534B1 (en) 2001-01-30 2002-09-03 Advanced Micro Devices, Inc. SOI semiconductor device opening implantation gettering method
US6376336B1 (en) 2001-02-01 2002-04-23 Advanced Micro Devices, Inc. Frontside SOI gettering with phosphorus doping
US6670259B1 (en) 2001-02-21 2003-12-30 Advanced Micro Devices, Inc. Inert atom implantation method for SOI gettering
US7176109B2 (en) * 2001-03-23 2007-02-13 Micron Technology, Inc. Method for forming raised structures by controlled selective epitaxial growth of facet using spacer
DE10344388B4 (en) * 2003-09-25 2006-06-08 Infineon Technologies Ag Method to remove the effects of defects on wafers
WO2007046775A1 (en) 2005-10-21 2007-04-26 Cellresearch Corporation Pte Ltd Isolation and cultivation of stem/progenitor cells from the amniotic membrane of umbilical cord and uses of cells differentiated therefrom
US9231020B2 (en) 2014-01-16 2016-01-05 Tower Semiconductor Ltd. Device and method of gettering on silicon on insulator (SOI) substrate
WO2018063350A1 (en) * 2016-09-30 2018-04-05 Intel Corporation Methods and apparatus for gettering impurities in semiconductors

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5688322A (en) * 1979-12-20 1981-07-17 Sony Corp Processing method for semiconductor substrate
US4415371A (en) 1980-12-29 1983-11-15 Rockwell International Corporation Method of making sub-micron dimensioned NPN lateral transistor
US4529456A (en) 1982-09-24 1985-07-16 Hitachi, Ltd. Method of forming bifets by forming isolation regions connected by diffusion in semiconductor substrate and epitaxial layer
US4857476A (en) 1988-01-26 1989-08-15 Hewlett-Packard Company Bipolar transistor process using sidewall spacer for aligning base insert
JPH01262641A (en) 1988-04-14 1989-10-19 Oki Electric Ind Co Ltd Method of forming element isolation region
US4933295A (en) 1987-05-08 1990-06-12 Raytheon Company Method of forming a bipolar transistor having closely spaced device regions
US5011784A (en) 1988-01-21 1991-04-30 Exar Corporation Method of making a complementary BiCMOS process with isolated vertical PNP transistors
JPH03215943A (en) * 1990-01-19 1991-09-20 Mitsubishi Electric Corp Semiconductor integrated circuit device
US5122846A (en) 1990-01-25 1992-06-16 Texas Instruments Incorporated Bistable logic device using trench transistors
US5316965A (en) * 1993-07-29 1994-05-31 Digital Equipment Corporation Method of decreasing the field oxide etch rate in isolation technology
JPH0729971A (en) 1993-06-25 1995-01-31 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
US5441899A (en) 1992-02-18 1995-08-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing substrate having semiconductor on insulator
US5445975A (en) 1994-03-07 1995-08-29 Advanced Micro Devices, Inc. Semiconductor wafer with enhanced pre-process denudation and process-induced gettering
US5571744A (en) 1993-08-27 1996-11-05 National Semiconductor Corporation Defect free CMOS process
US5616513A (en) 1995-06-01 1997-04-01 International Business Machines Corporation Shallow trench isolation with self aligned PSG layer
US5739575A (en) 1995-08-31 1998-04-14 Kabushiki Kaisha Toshiba Dielectrically isolated substrate and method for manufacturing the same
US5770504A (en) * 1997-03-17 1998-06-23 International Business Machines Corporation Method for increasing latch-up immunity in CMOS devices
US5783282A (en) * 1996-10-07 1998-07-21 Micron Technology, Inc. Resputtering to achieve better step coverage of contact holes
US5783476A (en) 1997-06-26 1998-07-21 Siemens Aktiengesellschaft Integrated circuit devices including shallow trench isolation
US5840590A (en) * 1993-12-01 1998-11-24 Sandia Corporation Impurity gettering in silicon using cavities formed by helium implantation and annealing
US5849621A (en) 1996-06-19 1998-12-15 Advanced Micro Devices, Inc. Method and structure for isolating semiconductor devices after transistor formation
US5899732A (en) 1997-04-11 1999-05-04 Advanced Micro Devices, Inc. Method of implanting silicon through a polysilicon gate for punchthrough control of a semiconductor device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5786476A (en) * 1996-03-12 1998-07-28 Ciba Specialty Chemicals Corporation UV absorbers, their preparation and use

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5688322A (en) * 1979-12-20 1981-07-17 Sony Corp Processing method for semiconductor substrate
US4415371A (en) 1980-12-29 1983-11-15 Rockwell International Corporation Method of making sub-micron dimensioned NPN lateral transistor
US4529456A (en) 1982-09-24 1985-07-16 Hitachi, Ltd. Method of forming bifets by forming isolation regions connected by diffusion in semiconductor substrate and epitaxial layer
US4933295A (en) 1987-05-08 1990-06-12 Raytheon Company Method of forming a bipolar transistor having closely spaced device regions
US5011784A (en) 1988-01-21 1991-04-30 Exar Corporation Method of making a complementary BiCMOS process with isolated vertical PNP transistors
US4857476A (en) 1988-01-26 1989-08-15 Hewlett-Packard Company Bipolar transistor process using sidewall spacer for aligning base insert
JPH01262641A (en) 1988-04-14 1989-10-19 Oki Electric Ind Co Ltd Method of forming element isolation region
JPH03215943A (en) * 1990-01-19 1991-09-20 Mitsubishi Electric Corp Semiconductor integrated circuit device
US5122846A (en) 1990-01-25 1992-06-16 Texas Instruments Incorporated Bistable logic device using trench transistors
US5441899A (en) 1992-02-18 1995-08-15 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing substrate having semiconductor on insulator
JPH0729971A (en) 1993-06-25 1995-01-31 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
US5316965A (en) * 1993-07-29 1994-05-31 Digital Equipment Corporation Method of decreasing the field oxide etch rate in isolation technology
US5571744A (en) 1993-08-27 1996-11-05 National Semiconductor Corporation Defect free CMOS process
US5840590A (en) * 1993-12-01 1998-11-24 Sandia Corporation Impurity gettering in silicon using cavities formed by helium implantation and annealing
US5445975A (en) 1994-03-07 1995-08-29 Advanced Micro Devices, Inc. Semiconductor wafer with enhanced pre-process denudation and process-induced gettering
US5616513A (en) 1995-06-01 1997-04-01 International Business Machines Corporation Shallow trench isolation with self aligned PSG layer
US5739575A (en) 1995-08-31 1998-04-14 Kabushiki Kaisha Toshiba Dielectrically isolated substrate and method for manufacturing the same
US5849621A (en) 1996-06-19 1998-12-15 Advanced Micro Devices, Inc. Method and structure for isolating semiconductor devices after transistor formation
US5783282A (en) * 1996-10-07 1998-07-21 Micron Technology, Inc. Resputtering to achieve better step coverage of contact holes
US5770504A (en) * 1997-03-17 1998-06-23 International Business Machines Corporation Method for increasing latch-up immunity in CMOS devices
US5899732A (en) 1997-04-11 1999-05-04 Advanced Micro Devices, Inc. Method of implanting silicon through a polysilicon gate for punchthrough control of a semiconductor device
US5783476A (en) 1997-06-26 1998-07-21 Siemens Aktiengesellschaft Integrated circuit devices including shallow trench isolation

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
S.M. SZE, VLSI Technology, Isolation, pp. 476-477, 1988.

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6958264B1 (en) * 2001-04-03 2005-10-25 Advanced Micro Devices, Inc. Scribe lane for gettering of contaminants on SOI wafers and gettering method
US7964124B2 (en) 2002-01-17 2011-06-21 Micron Technology, Inc. Method of forming cellular material
US7482190B2 (en) 2003-05-07 2009-01-27 Micron Technology, Inc. Micromechanical strained semiconductor by wafer bonding
US20060208343A1 (en) * 2003-05-07 2006-09-21 Micron Technology, Inc. Micromechanical strained semiconductor by wafer bonding
US7501329B2 (en) 2003-05-21 2009-03-10 Micron Technology, Inc. Wafer gettering using relaxed silicon germanium epitaxial proximity layers
US7687329B2 (en) 2003-05-21 2010-03-30 Micron Technology, Inc. Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers
US20040235264A1 (en) * 2003-05-21 2004-11-25 Micron Technology, Inc. Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers
US20050023612A1 (en) * 2003-05-21 2005-02-03 Micron Technology, Inc. Ultra-thin semiconductors bonded on glass substrates
US7273788B2 (en) 2003-05-21 2007-09-25 Micron Technology, Inc. Ultra-thin semiconductors bonded on glass substrates
US7662701B2 (en) 2003-05-21 2010-02-16 Micron Technology, Inc. Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers
US7271445B2 (en) 2003-05-21 2007-09-18 Micron Technology, Inc. Ultra-thin semiconductors bonded on glass substrates
US20070080335A1 (en) * 2003-07-21 2007-04-12 Micron Technology, Inc. Gettering using voids formed by surface transformation
US20050250274A1 (en) * 2003-07-21 2005-11-10 Micron Technology, Inc. Gettering using voids formed by surface transformation
US7564082B2 (en) 2003-07-21 2009-07-21 Micron Technology, Inc. Gettering using voids formed by surface transformation
US20070075401A1 (en) * 2003-07-21 2007-04-05 Micron Technology, Inc. Gettering using voids formed by surface transformation
US7326597B2 (en) 2003-07-21 2008-02-05 Micron Technology, Inc. Gettering using voids formed by surface transformation
US7442576B2 (en) 2004-12-09 2008-10-28 Chien-Hua Chen Placement of absorbing material in a semiconductor device
US20060189035A1 (en) * 2004-12-09 2006-08-24 Chien-Hua Chen Placement of Absorbing Material in a Semiconductor Device
US7045885B1 (en) 2004-12-09 2006-05-16 Hewlett-Packard Development Company, L.P. Placement of absorbing material in a semiconductor device
US7544584B2 (en) 2006-02-16 2009-06-09 Micron Technology, Inc. Localized compressive strained semiconductor
US20090218566A1 (en) * 2006-02-16 2009-09-03 Micron Technology, Inc. Localized compressive strained semiconductor
US20070187683A1 (en) * 2006-02-16 2007-08-16 Micron Technology, Inc. Localized compressive strained semiconductor
US8124977B2 (en) 2006-02-16 2012-02-28 Micron Technology, Inc. Localized compressive strained semiconductor
US8227309B2 (en) 2006-02-16 2012-07-24 Micron Technology, Inc. Localized compressive strained semiconductor
US8435850B2 (en) 2006-02-16 2013-05-07 Micron Technology, Inc. Localized compressive strained semiconductor

Also Published As

Publication number Publication date Type
US6509248B1 (en) 2003-01-21 grant
US6133123A (en) 2000-10-17 grant
US6479875B1 (en) 2002-11-12 grant

Similar Documents

Publication Publication Date Title
US5364800A (en) Varying the thickness of the surface silicon layer in a silicon-on-insulator substrate
US5173438A (en) Method of performing a field implant subsequent to field oxide fabrication by utilizing selective tungsten deposition to produce encroachment-free isolation
USH204H (en) Method for implanting the sidewalls of isolation trenches
US7169675B2 (en) Material architecture for the fabrication of low temperature transistor
US6316336B1 (en) Method for forming buried layers with top-side contacts and the resulting structure
US5976937A (en) Transistor having ultrashallow source and drain junctions with reduced gate overlap and method
US6225151B1 (en) Nitrogen liner beneath transistor source/drain regions to retard dopant diffusion
US5897363A (en) Shallow junction formation using multiple implant sources
US6518623B1 (en) Semiconductor device having a buried-channel MOS structure
US4717683A (en) CMOS process
US5376566A (en) N-channel field effect transistor having an oblique arsenic implant for lowered series resistance
US6104063A (en) Multiple spacer formation/removal technique for forming a graded junction
US6281532B1 (en) Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6281131B1 (en) Methods of forming electrical contacts
US5915196A (en) Method of forming shallow diffusion layers in a semiconductor substrate in the vicinity of a gate electrode
US5780353A (en) Method of doping trench sidewalls before trench etching
US5792699A (en) Method for reduction of reverse short channel effect in MOSFET
US6362082B1 (en) Methodology for control of short channel effects in MOS transistors
US5126285A (en) Method for forming a buried contact
US20030170964A1 (en) Oxidation of ion implanted semiconductors
US6228694B1 (en) Method of increasing the mobility of MOS transistors by use of localized stress regions
US5976956A (en) Method of controlling dopant concentrations using transient-enhanced diffusion prior to gate formation in a device
US6080630A (en) Method for forming a MOS device with self-compensating VT -implants
US6258695B1 (en) Dislocation suppression by carbon incorporation
US5532508A (en) Semiconductor device with LDD structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GONZALES, FERNANDO;REEL/FRAME:009887/0923

Effective date: 19970819

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426