US6162744A - Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers - Google Patents

Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers Download PDF

Info

Publication number
US6162744A
US6162744A US09033064 US3306498A US6162744A US 6162744 A US6162744 A US 6162744A US 09033064 US09033064 US 09033064 US 3306498 A US3306498 A US 3306498A US 6162744 A US6162744 A US 6162744A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
method
high
annealing
dielectric layer
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09033064
Inventor
Husam N. Al-Shareef
Scott Jeffrey DeBoer
Randhir P. S. Thakur
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanya Technology Corp
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31691Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure

Abstract

In a capacitor forming method, a first capacitor electrode is formed over a substrate. A high K oxygen containing capacitor dielectric layer is formed over the first capacitor electrode. A first annealing of the high K capacitor dielectric layer is conducted at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere. After the first annealing, second annealing the high K capacitor dielectric layer occurs at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere. A second capacitor electrode is formed over the high K oxygen containing capacitor dielectric layer, preferably after the second annealing. In another considered implementation, the capacitor dielectric layer is annealed in multiple steps including at least two different temperatures. A second capacitor electrode is formed over the high K oxygen containing dielectric layer, with the substrate not being exposed to a gaseous oxygen containing atmosphere at a temperature of greater than about 500° C. between the capacitor dielectric layer formation and formation of the second capacitor electrode. The invention also contemplates dielectric layer processing apart from capacitor formation, and the fabrication of DRAM circuitry.

Description

TECHNICAL FIELD

This invention relates to methods of forming capacitors, to methods of processing dielectric layers, and to methods of forming DRAM cells.

BACKGROUND OF THE INVENTION

As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell structure are important. The feature size of 256 Mb DRAMs will be on the order of 0.25 micron, and conventional dielectrics such as SiO2 and Si3 N4 might not be suitable because of small dielectric constants.

Highly integrated memory devices, such as 256 Mbit DRAMs, are expected to require a very thin dielectric film for the 3-dimensional capacitor of cylindrically stacked or trench structures. To meet this requirement, the capacitor dielectric film thickness will be below 2.5 nm of SiO2 equivalent thickness.

Insulating inorganic metal oxide materials, such as ferroelectric materials or perovskite material or pentoxides such as tantalum pentoxide, have high dielectric constants and low leakage current which make them attractive as cell dielectric materials for high density DRAMs and non-volatile memories. Perovskite material and other ferroelectric materials exhibit a number of unique and interesting properties. One such property of a ferroelectric material is that it possesses a spontaneous polarization that can be reversed by an applied electric field. Specifically, these materials have a characteristic temperature, commonly referred to as the transition temperature, at which the material makes a structural phase change from a polar phase (ferroelectric) to a non-polar phase, typically called the paraelectric phase.

Despite the advantages of high dielectric constants and low leakage, insulating inorganic metal oxide materials suffer from many drawbacks. For example, all of these materials incorporate oxygen or are otherwise exposed to oxygen for densification to produce the desired capacitor dielectric layer. Unfortunately, the provision of such layers or subjecting such layers to oxidation densification also undesirably oxidizes the underlying bottom or lower storage node plate, which is typically conductively doped polysilicon. For example, Ta2 O5 is typically subjected to an anneal in the presence of an oxygen ambient. The anneal drives any carbon present out of the layer and advantageously injects additional oxygen into the layer such that the layer uniformly approaches a stoichiometry of five oxygen atoms for every two tantalum atoms. The oxygen anneal is commonly conducted at a temperature of from about 400° C. to about 1000° C. utilizing one or more of O3, N2 O and O2. The oxygen containing gas is typically flowed through a reactor at a rate of from about 0.5 slm to about 10 slm.

The art accepted solution to avoiding oxidation of underlying silicon is to provide an intervening oxidation barrier layer between the underlying conductive polysilicon and overlying insulating inorganic metal oxide dielectric layer. This layer is accordingly desirably electrically conductive, as the underlying polysilicon will be in electrical connection with the insulating inorganic metal oxide dielectric layer.

There are a limited number of oxidation barrier materials which are conductive. Elemental platinum (a conductive oxidation barrier) on polysilicon has been suggested as a composite layer or construction for a lower capacitor plate, but undergoes physical degradation with thermal cycling due to silicon diffusion through the platinum. Sputtered TiN and CVD TiN (other conductive barriers) have been known to fail due to diffusion along grain boundaries.

Further even with oxidation barriers, some oxidation of the underlying silicon can and does occur the more elevated the oxidation anneal temperature. High temperature anneals in non-oxidizing atmospheres have been used as a substitute for the oxygen anneal. Such have the advantage of achieving or repairing crystal structure without oxidizing the underlying silicon. However, the lack of oxygen prevents significant densification and homogenous production of the stoichiometric oxide. Thus, less than desirable dielectric constant will typically be achieved.

SUMMARY OF THE INVENTION

The invention includes methods of forming capacitors. In one implementation, a first capacitor electrode is formed over a substrate. A high K oxygen containing capacitor dielectric layer is formed over the first capacitor electrode. A first annealing of the high K capacitor dielectric layer is conducted at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere. After the first annealing, second annealing the high K capacitor dielectric layer occurs at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere. A second capacitor electrode is formed over the high K oxygen containing capacitor dielectric layer, preferably after the second annealing.

In another considered implementation, the capacitor dielectric layer is annealed in multiple steps including at least two different temperatures. A second capacitor electrode is formed over the high K oxygen containing dielectric layer, with the substrate not being exposed to a gaseous oxygen containing atmosphere at a temperature of greater than about 500° C. between the capacitor dielectric layer formation and formation of the second capacitor electrode.

The invention also contemplates dielectric layer processing apart from capacitor formation, and the fabrication of DRAM circuitry.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a diagrammatic view of a semiconductor wafer fragment at one processing step in accordance with the invention.

FIG. 2. is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1.

FIG. 3. is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 2.

FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3.

FIG. 5 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to FIG. 1, a semiconductor wafer fragment or substrate is indicated generally with reference numeral 10. To aid in interpretation of the claims that follow, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Fragment 10 comprises a bulk monocrystalline silicon substrate 12 having a conductive diffusion region 14 formed therein. An insulating dielectric layer 16, such as borophosphosilicate glass, is formed over bulk wafer 12 and is provided to have a planar upper surface. A contact opening 18 is formed through insulating layer 16 to diffusion region 14. Conductive plugging materials 20 and 22 fill opening 18. An example and preferred composition for material 20 is conductively doped polysilicon. Such can be formed, for example, by chemical vapor deposition using SiH4 as a precursor gas at a temperature of 535° C. and a pressure of 200 mTorr. The material of layer 22 is preferably chosen to function as a diffusion barrier layer to oxidation of the preferred silicon material 20. Example materials are ruthenium and titanium nitride. For example, TiN can be formed by chemical vapor deposition using an organic precursor. An example process utilizes precursors of ((CH3)2 N)4 Ti at 150 sccm and N2 at 80 sccm at a temperature of 420° C. and a pressure of 0.7 Torr.

The illustrated plugging construction can be produced by initially forming conductively doped polysilicon to completely fill opening 18. Such layer can then be etched back by wet or dry etches, or by chemical-mechanical polishing, to a point where all of conductive material 20 has been removed from over the upper surface of insulating layer 16, with the removal technique being continued to slightly recess material 20 within opening 18. Conductive material 22 is then deposited and planarized back, such as by chemical-mechanical polishing.

Another conductive layer 24, preferably ruthenium dioxide, is formed over layer 22 and is patterned to form a first capacitor electrode 25. An example process for chemical vapor depositing RuOX would be at a pressure of 1 Torr and a temperature of 175° C., with precursor feeds of Ru(tricarbonyl cyclohexdienyl) at 300 sccm and O2 at 300 sccm. In preferred embodiments, the first capacitor electrode is configured to at least one of, a) contain silicon, or b) be formed proximately over silicon. As here described and intended to be shown, preferred capacitor electrode 25 is fabricated to be formed proximately over silicon material 20, with layer 22 serving as an intervening diffusion barrier layer which is conductive.

Referring to FIG. 2, a high dielectric constant (K) oxygen-containing capacitor dielectric layer 26 is formed over first capacitor electrode 25. In the context of this document, "high K" defines any a dielectric constant of at least 20. Example and preferred materials for layer 26 are (Ba, Sr)TiO3, SrTiO3, (Pb, Zr)TiO3, Ta2 O5, and Nb2 O5. As one example, a process for depositing (Ba, Sr)TiO3 includes utilizing precursors of Ba(DPM)2, Sr(DPM)2 and Ti(OC3 H7)4, O2 at 0.5 Torr and 410° C., where "DPM" denotes "dipivaloylmethanato". The oxide can be substantially amorphous or crystalline as formed depending in large part upon the processing temperature, with a substantially amorphous layer being formed from the above precursor gases at a temperature of 410° C. In the context of this document, "substantially amorphous" is meant to define a material which is at least 90% amorphous.

Substrate 10 and, accordingly, high K capacitor dielectric layer 26 are then subjected to a first annealing at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere. Elevated temperature of at least about 600° C. is preferred, with a preferred upper limit being 800° C. A preferred pressure range during the annealing is from 1 Torr to 1 atmosphere. A preferred atmosphere is one that is not only substantially non-oxidizing, but also one that is substantially inert to chemical reaction with the dielectric layer. Exemplary gaseous atmospheres include N2 or Ar, achievable for example by feeding such gases at a rate anywhere from 1 to 5 slm. Most preferably, substrate 10 is not exposed to oxidizing conditions between formation of dielectric layer 26 and the first annealing step. By "substantially non-oxidizing", it is meant that the atmosphere is such that it does not provide appreciable oxygen insertion into or through layer 26. Such first annealing can fully crystallize or recrystallize the film into a desired perovskite crystal structure, or other structure, and anneal out a substantial concentration of defects and carbon containing material. Such annealing also can adversely create oxygen vacancies which are known to increase the leakage current of high K dielectric materials.

After the first annealing, the substrate and high K capacitor dielectric layer 26 are then subjected to a second annealing at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere. Preferred temperature is from 400° C. to 500° C., with the pressure and time period for anneal being otherwise the same as the first annealing. Example and preferred oxidizing gases include O2, O3, NO, and N2 O. Accordingly most preferably, the second annealing is conducted at a lower temperature than the first and can result in filling the oxygen vacancies in the crystalline structure thereby reducing the film leakage.

The above process can significantly reduce oxidation of silicon material, such as material 20, by using an initial higher temperature process which crystallizes and corrects defects in an atmosphere which prevents silicon oxidation. Such is followed by an annealing in an oxidizing atmosphere at lower temperatures which reduces oxygen vacancy and densifies the film, thus reducing leakage and minimizing risk of silicon oxidation. Accordingly and alternately considered, the capacitor dielectric layer is subjected to at least two different temperatures in multiple annealing steps, with the substrate not being exposed to a gaseous oxygen-containing atmosphere at a temperature of greater than about 500° C. between the capacitor dielectric layer formation and formation of a second capacitor electrode. Either of the first or second annealings can be conducted with or without plasma. Plasma might be chosen to enable a lower anneal temperature.

Referring to FIG. 3, a diffusion barrier layer 28 is formed over layer 26, with TiN being an example. A second capacitor electrode layer 30 is formed over layer 28 and accordingly also over high K oxygen capacitor dielectric layer 26. Such is patterned to produce a second capacitor electrode 32 (FIG. 4.) Accordingly in the preferred embodiment, the subject annealings are conducted prior to formation of any portion of second capacitor electrode 32. This will minimize in the illustrated example risk of oxidation of the preferred polysilicon of layer 30 from any out-diffusion of oxygen from the high K capacitor dielectric layer.

The invention was principally motivated from the perspective of capacitor dielectric layer fabrication. The artisan will of course appreciate applicability of the invention with respect to processing of any high K oxygen-containing dielectric layer regardless of whether being formed in a capacitor.

FIG. 5 depicts implementation of the invention in fabrication of DRAM circuitry. A wafer fragment 31 comprises two memory cells, with each comprising a capacitor 36 and a shared bit contact 46. Capacitors 36 electrically connect with substrate diffusion regions 34 through silicide regions 33. For simplicity, capacitors 36 are shown as comprising a first capacitor electrode 38, a capacitor dielectric layer 40, and a second capacitor electrode/cell plate 42. Such can be fabricated of materials described above, preferably to include silicon, barrier layers and a high K oxygen containing capacitor dielectric layer. The high K oxygen containing capacitor dielectric layer is preferably processed as described above. A dielectric layer 44 is formed over second capacitor plate 42. A bit line 47 is fabricated in electrical connection with bit contact 46. Word lines 48 are fabricated to enable selective gating of the capacitors relative to bit contact 46.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims (41)

We claim:
1. A method of forming a capacitor comprising:
forming a first capacitor electrode over a substrate;
forming a high K oxygen containing capacitor dielectric layer over the first capacitor electrode;
first annealing the high K capacitor dielectric layer at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere;
after the first annealing, second annealing the high K capacitor dielectric layer at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere; and
forming a second capacitor electrode over the high K oxygen containing capacitor dielectric layer.
2. The method of claim 1 wherein the first annealing temperature is greater than the second annealing temperature.
3. The method of claim 1 wherein the substrate is not exposed to oxidizing conditions between the forming of the dielectric layer and the first annealing.
4. The method of claim 1 wherein the substantially non-oxidizing atmosphere is substantially inert to chemical reaction with the dielectric layer during the first annealing.
5. The method of claim 1 comprising conducting the second annealing before forming the second capacitor electrode.
6. The method of claim 1 comprising conducting the second annealing after forming at least a portion of the second capacitor electrode.
7. The method of claim 1 comprising providing a conductive diffusion barrier layer intermediate the high K capacitor dielectric layer and first capacitor electrode prior to the first annealing.
8. The method of claim 1 further comprising forming the dielectric layer to be substantially amorphous prior to the first annealing.
9. The method of claim 1 wherein at least one of the first and second annealings is conducted in a plasma environment.
10. The method of claim 1 wherein neither of the first and second annealings is conducted in a plasma environment.
11. The method of claim 1 wherein pressure during both of the first and second annealings is at or below 1 atm.
12. The method of claim 1 wherein the high K dielectric material predominately comprises a pentoxide.
13. The method of claim 1 wherein the high K dielectric material predominately comprises a titanate.
14. The method of claim 1 wherein the first annealing is conducted at a temperature of at least about 600° C.
15. A method of forming a capacitor comprising:
forming a first capacitor electrode over a substrate;
forming a high K oxygen containing capacitor dielectric layer over the first capacitor electrode;
in multiple steps including at least two different temperatures, annealing the capacitor dielectric layer, at least one of the multiple steps comprising annealing at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere; and
forming a second capacitor electrode over the high K oxygen containing dielectric layer, the substrate not being exposed to a gaseous oxygen containing atmosphere at a temperature of greater than about 500° C. between the capacitor dielectric layer formation and formation of the second capacitor electrode, the multiple steps being conducted before forming the second capacitor electrode.
16. The method of claim 15 wherein the first annealing temperature is greater than the second annealing temperature.
17. The method of claim 15 wherein the substrate is not exposed to oxidizing conditions between the forming of the dielectric layer and a first of said steps.
18. The method of claim 15 wherein at least one of said multiple steps is conducted in a plasma environment.
19. The method of claim 15 wherein none of said multiple steps is conducted in a plasma environment.
20. The method of claim 15 wherein pressure during all said multiple steps is at or below 1 atm.
21. The method of claim 15 wherein the high K dielectric material predominately comprises a pentoxide.
22. The method of claim 15 wherein the high K dielectric material predominately comprises a titanate.
23. A method of forming a capacitor comprising:
forming a first capacitor electrode over a substrate;
forming a conductive diffusion barrier layer over the first capacitor electrode;
forming a substantially amorphous high K oxygen containing capacitor dielectric layer over the barrier layer;
first annealing the high K capacitor dielectric layer at a temperature of at least about 500° C. and at a pressure at or below 1 atm in an atmosphere substantially inert to chemical reaction with the dielectric layer, the substrate not being exposed to oxidizing conditions between the forming of the dielectric layer and the first annealing;
after the first annealing, second annealing the high K capacitor dielectric layer at a temperature of less than or equal to about 500° C. and at a pressure at or below 1 atm in an oxidizing atmosphere; and
after the second annealing, forming a second capacitor electrode over the high K oxygen containing capacitor dielectric layer.
24. The method of claim 23 wherein the first annealing temperature is greater than the second annealing temperature.
25. The method of claim 23 wherein the first capacitor electrode is configured to at least one of, a) contain silicon, or b) be formed proximately over silicon.
26. The method of claim 23 wherein the high K dielectric material predominately comprises a pentoxide.
27. The method of claim 23 wherein the high K dielectric material predominately comprises a titanate.
28. A method of forming a capacitor comprising:
forming a first capacitor electrode configured to at least one of, a) contain silicon, or b) be formed proximately over silicon;
forming a high K capacitor dielectric layer comprising at least one of a titanate and a pentoxide over the first capacitor electrode;
first annealing the high K capacitor dielectric layer at a temperature of from about 600° C. to 800° C. and at a pressure from about 1 Torr to about 1 atm in an atmosphere substantially inert to chemical reaction with the dielectric layer;
after the first annealing, second annealing the high K capacitor dielectric layer at a temperature of less than or equal to about 500° C. and at a pressure of from about 1 Torr to about 1 atm in an oxidizing atmosphere comprising at least one of a gaseous nitrogen and oxygen containing compound, O2 and O3 ; and
forming a second capacitor electrode over the high K oxygen containing capacitor dielectric layer.
29. The method of claim 28 wherein at least one of the first and second annealings is conducted in a plasma environment.
30. The method of claim 28 wherein neither of the first and second annealings is conducted in a plasma environment.
31. A method of processing a dielectric layer comprising:
forming a high K oxygen containing dielectric layer over a substrate;
first annealing the high K oxygen containing dielectric layer at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere; and
after the first annealing, second annealing the high K oxygen containing dielectric layer at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere.
32. The method of claim 31 wherein the first annealing temperature is greater than the second annealing temperature.
33. The method of claim 31 wherein the first annealing is conducted at a temperature of at least about 600° C.
34. The method of claim 31 wherein the high K dielectric material predominately comprises a pentoxide.
35. The method of claim 31 wherein the high K dielectric material predominately comprises a titanate.
36. The method of claim 31 wherein the substrate is not exposed to oxidizing conditions between the forming of the dielectric layer and the first annealing.
37. The method of claim 31 wherein the substantially non-oxidizing atmosphere is substantially inert to chemical reaction with the dielectric layer during the first annealing.
38. The method of claim 31 wherein at least one of the first and second annealings is conducted in a plasma environment.
39. The method of claim 31 wherein neither of the first and second annealings is conducted in a plasma environment.
40. The method of claim 31 wherein pressure during both of the first and second annealings is at or below 1 atm.
41. A method of forming a DRAM cell comprising:
forming a first capacitor electrode over a substrate;
forming a high K oxygen containing capacitor dielectric layer over the first capacitor electrode;
first annealing the high K capacitor dielectric layer at a temperature of at least about 500° C. in a substantially non-oxidizing atmosphere;
after the first annealing, second annealing the high K capacitor dielectric layer at a temperature of less than or equal to about 500° C. in an oxidizing atmosphere;
forming a second capacitor electrode over the high K oxygen containing capacitor dielectric layer;
providing a field effect transistor having a pair of source/drain regions, one of the source/drain regions being provided in electrical connection with the first capacitor electrode, the other of the source drain regions being provided in electrical connection with a bit line.
US09033064 1998-02-28 1998-02-28 Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers Expired - Lifetime US6162744A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09033064 US6162744A (en) 1998-02-28 1998-02-28 Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09033064 US6162744A (en) 1998-02-28 1998-02-28 Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers

Publications (1)

Publication Number Publication Date
US6162744A true US6162744A (en) 2000-12-19

Family

ID=21868380

Family Applications (1)

Application Number Title Priority Date Filing Date
US09033064 Expired - Lifetime US6162744A (en) 1998-02-28 1998-02-28 Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers

Country Status (1)

Country Link
US (1) US6162744A (en)

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6232248B1 (en) * 1998-07-03 2001-05-15 Tokyo Electron Limited Single-substrate-heat-processing method for performing reformation and crystallization
US6265740B1 (en) * 1999-03-30 2001-07-24 Samsung Electronics Co., Ltd. Semiconductor device capacitor using a fill layer and a node on an inner surface of an opening
US6319766B1 (en) * 2000-02-22 2001-11-20 Applied Materials, Inc. Method of tantalum nitride deposition by tantalum oxide densification
US6400552B2 (en) 1998-02-28 2002-06-04 Micron Technology, Inc. Capacitor with conductively doped Si-Ge alloy electrode
US6410400B1 (en) * 1999-11-09 2002-06-25 Hyundai Electronics Industries Co., Ltd. Method of manufacturing Ta2O5capacitor using Ta2O5thin film as dielectric layer
US6461913B2 (en) * 2000-06-19 2002-10-08 Hynix Semiconductor Inc. Semiconductor memory device having plug contacted to a capacitor electrode and method for fabricating a capacitor of the semiconductor memory device
US6495428B1 (en) 2001-07-11 2002-12-17 Micron Technology, Inc. Method of making a capacitor with oxygenated metal electrodes and high dielectric constant materials
US20030036243A1 (en) * 1999-02-12 2003-02-20 Katsuyuki Hironaka Dielectric capacitor manufacturing method and semiconductor storage device manufacturing method
US20030042526A1 (en) * 2001-08-29 2003-03-06 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US20030064578A1 (en) * 1997-06-30 2003-04-03 Hitachi, Ltd. Method for fabricating semiconductor integrated circuit
US20030111678A1 (en) * 2001-12-14 2003-06-19 Luigi Colombo CVD deposition of M-SION gate dielectrics
US6586796B2 (en) 2001-07-11 2003-07-01 Micron Technology, Inc. Capacitor with high dielectric constant materials
US20030129817A1 (en) * 2002-01-10 2003-07-10 Visokay Mark R. Anneal sequence for high-k film property optimization
US6617266B2 (en) * 2001-04-12 2003-09-09 Applied Materials, Inc. Barium strontium titanate annealing process
US6627508B1 (en) 1997-08-20 2003-09-30 Micron Technology, Inc. Method of forming capacitors containing tantalum
US6746930B2 (en) 2001-07-11 2004-06-08 Micron Technology, Inc. Oxygen barrier for cell container process
US20040152296A1 (en) * 2003-02-04 2004-08-05 Texas Instruments Incorporated Hexamethyldisilazane treatment of low-k dielectric films
US6828190B2 (en) * 1998-03-26 2004-12-07 Samsung Electronics Co., Ltd. Method for manufacturing capacitor of semiconductor device having dielectric layer of high dielectric constant
US20040248360A1 (en) * 2003-03-26 2004-12-09 Seiko Epson Corporation Ferroelectric film, method of manufacturing ferroelectric film, ferroelectric capacitor, method of manufacturing ferroelectric capacitor, and ferroelectric memory
US20050013303A1 (en) * 2003-07-16 2005-01-20 Nandu Gopalakrishnan Method of transmitting or retransmitting packets in a communication system
US20050136690A1 (en) * 2003-12-18 2005-06-23 Luigi Colombo Defect control in gate dielectrics
US7037730B2 (en) 2001-07-11 2006-05-02 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US20060178018A1 (en) * 2003-03-07 2006-08-10 Applied Materials, Inc. Silicon oxynitride gate dielectric formation using multiple annealing steps
US20080012908A1 (en) * 2006-07-14 2008-01-17 Canon Kabushiki Kaisha Piezoelectric element, manufacturing method for piezoelectric body, and liquid jet head
US20080133069A1 (en) * 2006-11-30 2008-06-05 Instituto Nacional De Tecnica Aeroespacial "Estaban Terradas" Method for controlling control parameters in an air vehicle and system of controlling an air vehicle
US8878340B1 (en) * 2011-04-29 2014-11-04 Georgia Tech Research Corporation Devices including composite thermal capacitors

Citations (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4333808A (en) * 1979-10-30 1982-06-08 International Business Machines Corporation Method for manufacture of ultra-thin film capacitor
US4464701A (en) * 1983-08-29 1984-08-07 International Business Machines Corporation Process for making high dielectric constant nitride based materials and devices using the same
US4891682A (en) * 1982-12-14 1990-01-02 Olympus Optical Co., Ltd. Solid state image pick-up device having a number of static induction transistor image sensors
US4952904A (en) * 1988-12-23 1990-08-28 Honeywell Inc. Adhesion layer for platinum based sensors
US5053917A (en) * 1989-08-30 1991-10-01 Nec Corporation Thin film capacitor and manufacturing method thereof
US5079191A (en) * 1985-11-29 1992-01-07 Hitachi, Ltd. Process for producing a semiconductor device
US5142438A (en) * 1991-11-15 1992-08-25 Micron Technology, Inc. Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact
US5191510A (en) * 1992-04-29 1993-03-02 Ramtron International Corporation Use of palladium as an adhesion layer and as an electrode in ferroelectric memory devices
US5234556A (en) * 1989-08-18 1993-08-10 Hitachi, Ltd. Polymeric metal oxide materials and their formation and use
JPH05221644A (en) * 1992-02-13 1993-08-31 Matsushita Electric Ind Co Ltd Production of thin tantalum oxide film
US5279985A (en) * 1991-09-19 1994-01-18 Nec Corporation Semiconductor device and method of fabrication thereof
JPH0621333A (en) * 1992-07-03 1994-01-28 Seiko Epson Corp Method for fabricating semiconductor device
US5293510A (en) * 1990-04-24 1994-03-08 Ramtron International Corporation Semiconductor device with ferroelectric and method of manufacturing the same
US5316982A (en) * 1991-10-18 1994-05-31 Sharp Kabushiki Kaisha Semiconductor device and method for preparing the same
US5330935A (en) * 1990-10-24 1994-07-19 International Business Machines Corporation Low temperature plasma oxidation process
US5335138A (en) * 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
US5348894A (en) * 1993-01-27 1994-09-20 Texas Instruments Incorporated Method of forming electrical connections to high dielectric constant materials
US5352623A (en) * 1993-02-17 1994-10-04 Nec Corporation Method for manufacturing a semiconductor device
US5362632A (en) * 1994-02-08 1994-11-08 Micron Semiconductor, Inc. Barrier process for Ta2 O5 capacitor
US5372859A (en) * 1992-10-20 1994-12-13 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Enhanced fatigue and retention in ferroelectric thin film memory capacitors by post-top electrode anneal treatment
US5397446A (en) * 1992-07-06 1995-03-14 Sharp Kabushiki Kaisha Method of forming a ferroelectric film
US5438012A (en) * 1992-08-06 1995-08-01 Nec Corporation Method of fabricating capacitor element in super-LSI
US5442213A (en) * 1993-06-23 1995-08-15 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with high dielectric capacitor having sidewall spacers
US5466629A (en) * 1992-07-23 1995-11-14 Symetrix Corporation Process for fabricating ferroelectric integrated circuit
US5468687A (en) * 1994-07-27 1995-11-21 International Business Machines Corporation Method of making TA2 O5 thin film by low temperature ozone plasma annealing (oxidation)
US5471364A (en) * 1993-03-31 1995-11-28 Texas Instruments Incorporated Electrode interface for high-dielectric-constant materials
US5504041A (en) * 1994-08-01 1996-04-02 Texas Instruments Incorporated Conductive exotic-nitride barrier layer for high-dielectric-constant materials
US5508953A (en) * 1993-05-14 1996-04-16 Texas Instruments Incorporated Capacitor, electrode structure, and semiconductor memory device
US5510651A (en) * 1993-06-07 1996-04-23 Motorola, Inc. Semiconductor device having a reducing/oxidizing conductive material
US5552337A (en) * 1992-08-07 1996-09-03 Samsung Electronics Co., Ltd. Method for manfacturing a capacitor for a semiconductor memory device having a tautalum oxide film
US5555486A (en) * 1994-12-29 1996-09-10 North Carolina State University Hybrid metal/metal oxide electrodes for ferroelectric capacitors
US5585300A (en) * 1994-08-01 1996-12-17 Texas Instruments Incorporated Method of making conductive amorphous-nitride barrier layer for high-dielectric-constant material electrodes
US5617290A (en) * 1994-09-30 1997-04-01 Texas Instruments Incorporated Barium strontium titanate (BST) thin films using boron
US5641702A (en) * 1992-07-17 1997-06-24 Kabushiki Kaisha Toshiba Method of making semiconductor integrated-circuit capacitor
US5654222A (en) * 1995-05-17 1997-08-05 Micron Technology, Inc. Method for forming a capacitor with electrically interconnected construction
US5663088A (en) * 1995-05-19 1997-09-02 Micron Technology, Inc. Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer
US5688724A (en) * 1992-07-02 1997-11-18 National Semiconductor Corporation Method of providing a dielectric structure for semiconductor devices
US5728603A (en) * 1994-11-28 1998-03-17 Northern Telecom Limited Method of forming a crystalline ferroelectric dielectric material for an integrated circuit
US5738789A (en) * 1997-01-22 1998-04-14 Shugina; Galina Alexandrovna Method of purification of polluted underground water
US5780359A (en) * 1995-12-11 1998-07-14 Applied Materials, Inc. Polymer removal from top surfaces and sidewalls of a semiconductor wafer
US5786248A (en) * 1995-10-12 1998-07-28 Micron Technology, Inc. Semiconductor processing method of forming a tantalum oxide containing capacitor
US5790366A (en) * 1996-12-06 1998-08-04 Sharp Kabushiki Kaisha High temperature electrode-barriers for ferroelectric and other capacitor structures
US5798903A (en) * 1995-12-26 1998-08-25 Bell Communications Research, Inc. Electrode structure for ferroelectric capacitor integrated on silicon
US5807774A (en) * 1996-12-06 1998-09-15 Sharp Kabushiki Kaisha Simple method of fabricating ferroelectric capacitors
US5834345A (en) * 1995-09-28 1998-11-10 Nec Corporation Method of fabricating field effect thin film transistor
US5837591A (en) * 1994-06-28 1998-11-17 Matsushita Electric Industrial Co., Ltd. Method of manufacturing a semiconductor device
US5838035A (en) * 1995-06-28 1998-11-17 Bell Communications Research, Inc. Barrier layer for ferroelectric capacitor integrated on silicon
US5837593A (en) * 1995-09-01 1998-11-17 Samsung Electronics Co., Ltd. Methods of fabricating microelectronic capacitors having tantalum pentoxide dielectrics
US5844771A (en) * 1996-06-26 1998-12-01 Micron Technology, Inc. Capacitor construction
US5888295A (en) * 1996-08-20 1999-03-30 Micron Technology, Inc. Method of forming a silicon film
US5899740A (en) * 1997-03-04 1999-05-04 Samsung Electronics Co., Ltd. Methods of fabricating copper interconnects for integrated circuits
US5910880A (en) * 1997-08-20 1999-06-08 Micron Technology, Inc. Semiconductor circuit components and capacitors
US5910218A (en) * 1995-11-28 1999-06-08 Samsung Electronics Co., Ltd. Systems for forming films having high dielectric constants
US5930584A (en) * 1996-04-10 1999-07-27 United Microelectronics Corp. Process for fabricating low leakage current electrode for LPCVD titanium oxide films
US5933316A (en) * 1993-08-02 1999-08-03 Motorola Inc. Method for forming a titanate thin film on silicon, and device formed thereby
US5970369A (en) * 1997-05-20 1999-10-19 Fujitsu Limited Semiconductor device with polysilicon layer of good crystallinity and its manufacture method
US5990507A (en) * 1996-07-09 1999-11-23 Kabushiki Kaisha Toshiba Semiconductor device having ferroelectric capacitor structures
US6010744A (en) * 1997-12-23 2000-01-04 Advanced Technology Materials, Inc. Method for nucleation controlled chemical vapor deposition of metal oxide ferroelectric thin films
US6015989A (en) * 1996-06-28 2000-01-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a capacitor electrode formed of iridum or ruthenium and a quantity of oxygen
US6027969A (en) * 1998-06-04 2000-02-22 Taiwan Semiconductor Manufacturing Company Capacitor structure for a dynamic random access memory cell
US6028360A (en) * 1997-06-30 2000-02-22 Hitachi, Ltd. Semiconductor integrated circuit device in which a conductive film is formed over a trap film which in turn is formed over a titanium film
US6046469A (en) * 1997-09-29 2000-04-04 Sharp Kabushiki Kaisha Semiconductor storage device having a capacitor and a MOS transistor
US6051859A (en) * 1997-01-20 2000-04-18 Kabushiki Kaisha Toshiba DRAM having a cup-shaped storage node electrode recessed within an insulating layer
US8542430B2 (en) * 2011-03-28 2013-09-24 Sony Corporation Electrophoretic device, display unit, and electronic unit
US8670644B2 (en) * 2010-11-23 2014-03-11 Commscope, Inc. Of North Carolina Manifold for managing fiber optic cable and structures and systems therefor
US8858027B2 (en) * 2010-11-04 2014-10-14 Panasonic Corporation Light bulb shaped lamp and lighting apparatus
US8994054B2 (en) * 2009-02-20 2015-03-31 Kabushiki Kaisha Toshiba Nitride LED with a schottky electrode penetrating a transparent electrode
US9033063B2 (en) * 2007-11-28 2015-05-19 Cnh Industrial America Llc Vertical tillage system
US9098035B2 (en) * 2012-12-17 2015-08-04 Canon Kabushiki Kaisha Fixing device and heater used in fixing device
US9185412B2 (en) * 2004-09-14 2015-11-10 Gary Demos Signal to noise improvement

Patent Citations (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4333808A (en) * 1979-10-30 1982-06-08 International Business Machines Corporation Method for manufacture of ultra-thin film capacitor
US4891682A (en) * 1982-12-14 1990-01-02 Olympus Optical Co., Ltd. Solid state image pick-up device having a number of static induction transistor image sensors
US4464701A (en) * 1983-08-29 1984-08-07 International Business Machines Corporation Process for making high dielectric constant nitride based materials and devices using the same
US5079191A (en) * 1985-11-29 1992-01-07 Hitachi, Ltd. Process for producing a semiconductor device
US4952904A (en) * 1988-12-23 1990-08-28 Honeywell Inc. Adhesion layer for platinum based sensors
US5234556A (en) * 1989-08-18 1993-08-10 Hitachi, Ltd. Polymeric metal oxide materials and their formation and use
US5053917A (en) * 1989-08-30 1991-10-01 Nec Corporation Thin film capacitor and manufacturing method thereof
US5293510A (en) * 1990-04-24 1994-03-08 Ramtron International Corporation Semiconductor device with ferroelectric and method of manufacturing the same
US5330935A (en) * 1990-10-24 1994-07-19 International Business Machines Corporation Low temperature plasma oxidation process
US5279985A (en) * 1991-09-19 1994-01-18 Nec Corporation Semiconductor device and method of fabrication thereof
US5316982A (en) * 1991-10-18 1994-05-31 Sharp Kabushiki Kaisha Semiconductor device and method for preparing the same
US5142438A (en) * 1991-11-15 1992-08-25 Micron Technology, Inc. Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact
JPH05221644A (en) * 1992-02-13 1993-08-31 Matsushita Electric Ind Co Ltd Production of thin tantalum oxide film
US5191510A (en) * 1992-04-29 1993-03-02 Ramtron International Corporation Use of palladium as an adhesion layer and as an electrode in ferroelectric memory devices
US5688724A (en) * 1992-07-02 1997-11-18 National Semiconductor Corporation Method of providing a dielectric structure for semiconductor devices
JPH0621333A (en) * 1992-07-03 1994-01-28 Seiko Epson Corp Method for fabricating semiconductor device
US5397446A (en) * 1992-07-06 1995-03-14 Sharp Kabushiki Kaisha Method of forming a ferroelectric film
US5641702A (en) * 1992-07-17 1997-06-24 Kabushiki Kaisha Toshiba Method of making semiconductor integrated-circuit capacitor
US5561307A (en) * 1992-07-23 1996-10-01 Symetrix Corporation Ferroelectric integrated circuit
US5466629A (en) * 1992-07-23 1995-11-14 Symetrix Corporation Process for fabricating ferroelectric integrated circuit
US5438012A (en) * 1992-08-06 1995-08-01 Nec Corporation Method of fabricating capacitor element in super-LSI
US5552337A (en) * 1992-08-07 1996-09-03 Samsung Electronics Co., Ltd. Method for manfacturing a capacitor for a semiconductor memory device having a tautalum oxide film
US5372859A (en) * 1992-10-20 1994-12-13 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Enhanced fatigue and retention in ferroelectric thin film memory capacitors by post-top electrode anneal treatment
US5348894A (en) * 1993-01-27 1994-09-20 Texas Instruments Incorporated Method of forming electrical connections to high dielectric constant materials
US5335138A (en) * 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
US5352623A (en) * 1993-02-17 1994-10-04 Nec Corporation Method for manufacturing a semiconductor device
US5471364A (en) * 1993-03-31 1995-11-28 Texas Instruments Incorporated Electrode interface for high-dielectric-constant materials
US5508953A (en) * 1993-05-14 1996-04-16 Texas Instruments Incorporated Capacitor, electrode structure, and semiconductor memory device
US5510651A (en) * 1993-06-07 1996-04-23 Motorola, Inc. Semiconductor device having a reducing/oxidizing conductive material
US5442213A (en) * 1993-06-23 1995-08-15 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with high dielectric capacitor having sidewall spacers
US5933316A (en) * 1993-08-02 1999-08-03 Motorola Inc. Method for forming a titanate thin film on silicon, and device formed thereby
US5362632A (en) * 1994-02-08 1994-11-08 Micron Semiconductor, Inc. Barrier process for Ta2 O5 capacitor
US5837591A (en) * 1994-06-28 1998-11-17 Matsushita Electric Industrial Co., Ltd. Method of manufacturing a semiconductor device
US5468687A (en) * 1994-07-27 1995-11-21 International Business Machines Corporation Method of making TA2 O5 thin film by low temperature ozone plasma annealing (oxidation)
US5585300A (en) * 1994-08-01 1996-12-17 Texas Instruments Incorporated Method of making conductive amorphous-nitride barrier layer for high-dielectric-constant material electrodes
US5504041A (en) * 1994-08-01 1996-04-02 Texas Instruments Incorporated Conductive exotic-nitride barrier layer for high-dielectric-constant materials
US5617290A (en) * 1994-09-30 1997-04-01 Texas Instruments Incorporated Barium strontium titanate (BST) thin films using boron
US5728603A (en) * 1994-11-28 1998-03-17 Northern Telecom Limited Method of forming a crystalline ferroelectric dielectric material for an integrated circuit
US5555486A (en) * 1994-12-29 1996-09-10 North Carolina State University Hybrid metal/metal oxide electrodes for ferroelectric capacitors
US5654222A (en) * 1995-05-17 1997-08-05 Micron Technology, Inc. Method for forming a capacitor with electrically interconnected construction
US5663088A (en) * 1995-05-19 1997-09-02 Micron Technology, Inc. Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer
US5814852A (en) * 1995-05-19 1998-09-29 Micron Technology, Inc. Method of forming a Ta2 O5 dielectric layer, method of forming a capacitor having a Ta2 O5 dielectric layer, and capacitor construction
US5838035A (en) * 1995-06-28 1998-11-17 Bell Communications Research, Inc. Barrier layer for ferroelectric capacitor integrated on silicon
US5837593A (en) * 1995-09-01 1998-11-17 Samsung Electronics Co., Ltd. Methods of fabricating microelectronic capacitors having tantalum pentoxide dielectrics
US5834345A (en) * 1995-09-28 1998-11-10 Nec Corporation Method of fabricating field effect thin film transistor
US5786248A (en) * 1995-10-12 1998-07-28 Micron Technology, Inc. Semiconductor processing method of forming a tantalum oxide containing capacitor
US6071771A (en) * 1995-10-12 2000-06-06 Micron Technology, Inc. Semiconductor processing method of forming a capacitor and capacitor constructions
US5910218A (en) * 1995-11-28 1999-06-08 Samsung Electronics Co., Ltd. Systems for forming films having high dielectric constants
US5780359A (en) * 1995-12-11 1998-07-14 Applied Materials, Inc. Polymer removal from top surfaces and sidewalls of a semiconductor wafer
US5798903A (en) * 1995-12-26 1998-08-25 Bell Communications Research, Inc. Electrode structure for ferroelectric capacitor integrated on silicon
US5930584A (en) * 1996-04-10 1999-07-27 United Microelectronics Corp. Process for fabricating low leakage current electrode for LPCVD titanium oxide films
US5844771A (en) * 1996-06-26 1998-12-01 Micron Technology, Inc. Capacitor construction
US5843830A (en) * 1996-06-26 1998-12-01 Micron Technology, Inc. Capacitor, and methods for forming a capacitor
US6015989A (en) * 1996-06-28 2000-01-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a capacitor electrode formed of iridum or ruthenium and a quantity of oxygen
US5990507A (en) * 1996-07-09 1999-11-23 Kabushiki Kaisha Toshiba Semiconductor device having ferroelectric capacitor structures
US5888295A (en) * 1996-08-20 1999-03-30 Micron Technology, Inc. Method of forming a silicon film
US5807774A (en) * 1996-12-06 1998-09-15 Sharp Kabushiki Kaisha Simple method of fabricating ferroelectric capacitors
US5790366A (en) * 1996-12-06 1998-08-04 Sharp Kabushiki Kaisha High temperature electrode-barriers for ferroelectric and other capacitor structures
US6051859A (en) * 1997-01-20 2000-04-18 Kabushiki Kaisha Toshiba DRAM having a cup-shaped storage node electrode recessed within an insulating layer
US5738789A (en) * 1997-01-22 1998-04-14 Shugina; Galina Alexandrovna Method of purification of polluted underground water
US5899740A (en) * 1997-03-04 1999-05-04 Samsung Electronics Co., Ltd. Methods of fabricating copper interconnects for integrated circuits
US5970369A (en) * 1997-05-20 1999-10-19 Fujitsu Limited Semiconductor device with polysilicon layer of good crystallinity and its manufacture method
US6028360A (en) * 1997-06-30 2000-02-22 Hitachi, Ltd. Semiconductor integrated circuit device in which a conductive film is formed over a trap film which in turn is formed over a titanium film
US5910880A (en) * 1997-08-20 1999-06-08 Micron Technology, Inc. Semiconductor circuit components and capacitors
US6046469A (en) * 1997-09-29 2000-04-04 Sharp Kabushiki Kaisha Semiconductor storage device having a capacitor and a MOS transistor
US6010744A (en) * 1997-12-23 2000-01-04 Advanced Technology Materials, Inc. Method for nucleation controlled chemical vapor deposition of metal oxide ferroelectric thin films
US6027969A (en) * 1998-06-04 2000-02-22 Taiwan Semiconductor Manufacturing Company Capacitor structure for a dynamic random access memory cell
US9185412B2 (en) * 2004-09-14 2015-11-10 Gary Demos Signal to noise improvement
US9033063B2 (en) * 2007-11-28 2015-05-19 Cnh Industrial America Llc Vertical tillage system
US8994054B2 (en) * 2009-02-20 2015-03-31 Kabushiki Kaisha Toshiba Nitride LED with a schottky electrode penetrating a transparent electrode
US8858027B2 (en) * 2010-11-04 2014-10-14 Panasonic Corporation Light bulb shaped lamp and lighting apparatus
US8670644B2 (en) * 2010-11-23 2014-03-11 Commscope, Inc. Of North Carolina Manifold for managing fiber optic cable and structures and systems therefor
US8542430B2 (en) * 2011-03-28 2013-09-24 Sony Corporation Electrophoretic device, display unit, and electronic unit
US9098035B2 (en) * 2012-12-17 2015-08-04 Canon Kabushiki Kaisha Fixing device and heater used in fixing device

Non-Patent Citations (42)

* Cited by examiner, † Cited by third party
Title
Anonymous Research Disclosure, 1989RD 0299041 titled Double High Dielectric Capacitor , Derewent Week 198917 (Derwent World Patent Index), Feb. 20, 1989. *
Anonymous Research Disclosure, 1989RD-0299041 titled "Double High Dielectric Capacitor", Derewent-Week 198917 (Derwent World Patent Index), Feb. 20, 1989.
Eimori, T., et al. "Newly Designed Planar Stacked Capacitor Cell with High Dielectric Constant Film for 256Mbit DRAM" I.E.E.E., IEDM 93-631-4, pp. 631-634 (1993).
Eimori, T., et al. Newly Designed Planar Stacked Capacitor Cell with High Dielectric Constant Film for 256Mbit DRAM I.E.E.E. , IEDM 93 631 4, pp. 631 634 (1993). *
Fazan, P.C., et al., "A High-C Capacitor (20.4 fF/μm2) with Ultrathin CVD--Ta2 O5 Films Deposited On Rugged Poly-Si For High Density DRAMs", I.E.E.E., IEDM 92-263, pp. 264-266 (1992).
Fazan, P.C., et al., A High C Capacitor (20.4 fF/ m 2 ) with Ultrathin CVD Ta 2 O 5 Films Deposited On Rugged Poly Si For High Density DRAMs , I.E.E.E. , IEDM 92 263, pp. 264 266 (1992). *
H. Shinriki and M. Nakata, IEEE Transaction On Electron Devices, vol. 38 No. 3, Mar. 1991. *
Hiroshi Shinriki et al., UV 0 3 and Dry 0 2 : Two Step Annealed Chemical Vapor Deposited Ta 2 0 5 Films for Storage Dielectrics of 64 Mb DRAM s , IEEE Transactions On Electron Devices, No. 3, pp. 453 462 (Mar. 1991). *
Hiroshi Shinriki et al., UV-03 and Dry-02 : Two-Step Annealed Chemical Vapor-Deposited Ta2 05 Films for Storage Dielectrics of 64-Mb DRAM's, IEEE Transactions On Electron Devices, No. 3, pp. 453-462 (Mar. 1991).
Kamiyama, Satoshi, et al. "Highly Reliable 2.5nm Ta2 O5 Capacitor Process Technology for 256Mbit DRAMs" I.E.E.E., IDEM 91-827, pp. 827-830 (1991).
Kamiyama, Satoshi, et al. "Ultrathin Tanalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation Prior to Low Pressure Chemical Vapor Deposition", J. Electrochem. Soc., vol. 140, # 6, p. 1619-25 (1993).
Kamiyama, Satoshi, et al. Highly Reliable 2.5nm Ta 2 O 5 Capacitor Process Technology for 256Mbit DRAMs I.E.E.E. , IDEM 91 827, pp. 827 830 (1991). *
Kamiyama, Satoshi, et al. Ultrathin Tanalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation Prior to Low Pressure Chemical Vapor Deposition , J. Electrochem. Soc. , vol. 140, 6, p. 1619 25 (1993). *
Lesiacherre, P Y, et al., A Gbit scale DRAM stacked capacitor Technology with ECR MOCVD SrTiO 3 and RIE Patterned RuO 2 /TiN storage nodes , I.E.E.E. , IEDM 94 832, pp. 831 834 (1994). *
Lesiacherre, P-Y, et al., "A Gbit scale DRAM stacked capacitor Technology with ECR MOCVD SrTiO3 and RIE Patterned RuO2 /TiN storage nodes", I.E.E.E., IEDM 94-832, pp. 831-834 (1994).
M.A. Farooq. S.P. Murarka. C.C. Chang. F.A. Baiocchi. Tantalum nitride as a dissusion barrier between Pd 2 Si. CoSi2 and aluminum . 1989 American Institute of Physics, pp. 3017 3022. *
M.A. Farooq. S.P. Murarka. C.C. Chang. F.A. Baiocchi. Tantalum nitride as a dissusion barrier between Pd2 Si. CoSi2 and aluminum. 1989 American Institute of Physics, pp. 3017-3022.
McIntyre, Paul C. et al., "Kinetics And Mechanisms Of TiN Oxidation Beneath Pt/TiN Films", J. Appl. Phys., vol. 82, No. 9, pp. 4577-4585 (Nov. 1997).
McIntyre, Paul C. et al., Kinetics And Mechanisms Of TiN Oxidation Beneath Pt/TiN Films , J. Appl. Phys. , vol. 82, No. 9, pp. 4577 4585 (Nov. 1997). *
Onishi, Shigeo, et al., "A Half-Micron Ferroelectric Memory Cell Technology With Stacked Capacitor Structure" I.E.E.E., IDEM 94-843, pp. 843-846, (1994).
Onishi, Shigeo, et al., A Half Micron Ferroelectric Memory Cell Technology With Stacked Capacitor Structure I.E.E.E. , IDEM 94 843, pp. 843 846, (1994). *
S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era . vol. 2, Lattice Press, pp. 589 591. *
S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era. vol. 2, Lattice Press, pp. 589-591.
U.S. application No. 08/738,789, filed Oct. 1996, Sandhu et al. *
U.S. application No. 08/858,027, filed May 1997, Sandhu et al. *
U.S. application No. 08/881,561, filed Jun. 1997, Sandhu et al. *
U.S. application No. 08/994,054, filed Dec. 1997, Kunal Parekh et al. *
U.S. application No. 09/033,063, filed Feb. 1998, Al Shareef et al. *
U.S. application No. 09/033,063, filed Feb. 1998, Al-Shareef et al.
U.S. application No. 09/058,612, filed Apr. 1998, Agarwal et al. *
U.S. application No. 09/059,057, filed Apr. 1998, Agarwal et al. *
U.S. application No. 09/074,638, filed May 1998, Agarwal et al. *
U.S. application No. 09/083,257, filed May 1998, Al Shareef et al. *
U.S. application No. 09/083,257, filed May 1998, Al-Shareef et al.
U.S. application No. 09/086,389, filed May 1998, Sandhu et al. *
U.S. application No. 09/098,035, filed Jun. 1998, DeBoer et al. *
U.S. application No. 09/122,473, filed Jul. 1998, Schuegraf. *
U.S. application No. 09/137,780, filed Aug. 1998, Al Shareef et al. *
U.S. application No. 09/137,780, filed Aug. 1998, Al-Shareef et al.
U.S. application No. 09/185,412, filed Nov. 1998, Graettinger et al. *
Yamaguchi, Hiromu, et al., "Structural and Electrical Characterization of SrTiO3 Thin Films Prepared by Metal Organic Chemical Vapor Deposition", Jpn. J. Appl. Phys., vol. 32, Pt. 1, No. 9B, pp. 4069-4073 (1993).
Yamaguchi, Hiromu, et al., Structural and Electrical Characterization of SrTiO 3 Thin Films Prepared by Metal Organic Chemical Vapor Deposition , Jpn. J. Appl. Phys. , vol. 32, Pt. 1, No. 9B, pp. 4069 4073 (1993). *

Cited By (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050040452A1 (en) * 1997-06-30 2005-02-24 Hitachi, Ltd. Method for fabricating semiconductor integrated circuit
US6605530B2 (en) * 1997-06-30 2003-08-12 Hitachi, Ltd. Method for fabricating semiconductor integrated circuit
US6853081B2 (en) 1997-06-30 2005-02-08 Hitachi, Ltd. Method for fabricating semiconductor integrated circuit
US20030064578A1 (en) * 1997-06-30 2003-04-03 Hitachi, Ltd. Method for fabricating semiconductor integrated circuit
US7119443B2 (en) 1997-06-30 2006-10-10 Hitachi, Ltd. Semiconductor integrated circuit device having a conductive film which contains metal atoms bondable to a halogen element
US6627508B1 (en) 1997-08-20 2003-09-30 Micron Technology, Inc. Method of forming capacitors containing tantalum
US6773981B1 (en) 1998-02-28 2004-08-10 Micron Technology, Inc. Methods of forming capacitors
US6400552B2 (en) 1998-02-28 2002-06-04 Micron Technology, Inc. Capacitor with conductively doped Si-Ge alloy electrode
US6828190B2 (en) * 1998-03-26 2004-12-07 Samsung Electronics Co., Ltd. Method for manufacturing capacitor of semiconductor device having dielectric layer of high dielectric constant
US20050016687A1 (en) * 1998-07-03 2005-01-27 Tokyo Electron Limited Single-substrate-heat-processing apparatus for performing reformation and crystallization
US6232248B1 (en) * 1998-07-03 2001-05-15 Tokyo Electron Limited Single-substrate-heat-processing method for performing reformation and crystallization
US20060081186A1 (en) * 1998-07-03 2006-04-20 Hiroshi Shinriki Single-substrate-heat-processing apparatus for performing reformation and crystallization
US6995069B2 (en) * 1999-02-12 2006-02-07 Sony Corporation Dielectric capacitor manufacturing method and semiconductor storage device manufacturing method
US20030036243A1 (en) * 1999-02-12 2003-02-20 Katsuyuki Hironaka Dielectric capacitor manufacturing method and semiconductor storage device manufacturing method
US6559025B2 (en) 1999-03-30 2003-05-06 Samsung Electronics Co., Ltd. Method for manufacturing a capacitor
US6265740B1 (en) * 1999-03-30 2001-07-24 Samsung Electronics Co., Ltd. Semiconductor device capacitor using a fill layer and a node on an inner surface of an opening
US6410400B1 (en) * 1999-11-09 2002-06-25 Hyundai Electronics Industries Co., Ltd. Method of manufacturing Ta2O5capacitor using Ta2O5thin film as dielectric layer
US6319766B1 (en) * 2000-02-22 2001-11-20 Applied Materials, Inc. Method of tantalum nitride deposition by tantalum oxide densification
US6638810B2 (en) 2000-02-22 2003-10-28 Applied Materials, Inc. Tantalum nitride CVD deposition by tantalum oxide densification
US6461913B2 (en) * 2000-06-19 2002-10-08 Hynix Semiconductor Inc. Semiconductor memory device having plug contacted to a capacitor electrode and method for fabricating a capacitor of the semiconductor memory device
US20040259307A1 (en) * 2000-06-19 2004-12-23 Hynix Semiconductor Inc. Semiconductor memory device having plug contacted to a capacitor electrode and method for fabricating a capacitor of the semiconductor memory devcie
US6617266B2 (en) * 2001-04-12 2003-09-09 Applied Materials, Inc. Barium strontium titanate annealing process
US6495428B1 (en) 2001-07-11 2002-12-17 Micron Technology, Inc. Method of making a capacitor with oxygenated metal electrodes and high dielectric constant materials
US20040191983A1 (en) * 2001-07-11 2004-09-30 Cem Basceri Capacitor with high dielectric constant materials and method of making
US6803621B2 (en) 2001-07-11 2004-10-12 Micron Technology, Inc. Oxygen barrier for cell container process
US7037730B2 (en) 2001-07-11 2006-05-02 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US6646298B2 (en) 2001-07-11 2003-11-11 Micron Technology, Inc. Capacitor with oxygenated metal electrodes and high dielectric constant materials
US20060154382A1 (en) * 2001-07-11 2006-07-13 Cem Basceri Capacitor with high dielectric constant materials and method of making
US6727140B2 (en) 2001-07-11 2004-04-27 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US6746930B2 (en) 2001-07-11 2004-06-08 Micron Technology, Inc. Oxygen barrier for cell container process
US7192828B2 (en) 2001-07-11 2007-03-20 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US6586796B2 (en) 2001-07-11 2003-07-01 Micron Technology, Inc. Capacitor with high dielectric constant materials
US7227209B2 (en) 2001-08-29 2007-06-05 Micron Technology, Inc. Method of improved high K dielectric—polysilicon interface for CMOS devices
US7129128B2 (en) 2001-08-29 2006-10-31 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US20030042526A1 (en) * 2001-08-29 2003-03-06 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US7470583B2 (en) 2001-08-29 2008-12-30 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US7489000B2 (en) 2001-08-29 2009-02-10 Micron Technology Inc. Capacitor structures with oxynitride layer between capacitor plate and capacitor dielectric layer
US20060138594A1 (en) * 2001-08-29 2006-06-29 Micron Technology, Inc. Method of improved high K dielectric - polysilicon interface for CMOS devices
US20060141698A1 (en) * 2001-08-29 2006-06-29 Micron Technology, Inc. Method of improved high K dielectric - polysilicon interface for CMOS devices
US20030111678A1 (en) * 2001-12-14 2003-06-19 Luigi Colombo CVD deposition of M-SION gate dielectrics
US6821873B2 (en) * 2002-01-10 2004-11-23 Texas Instruments Incorporated Anneal sequence for high-κ film property optimization
US20030129817A1 (en) * 2002-01-10 2003-07-10 Visokay Mark R. Anneal sequence for high-k film property optimization
US20040152296A1 (en) * 2003-02-04 2004-08-05 Texas Instruments Incorporated Hexamethyldisilazane treatment of low-k dielectric films
US20060178018A1 (en) * 2003-03-07 2006-08-10 Applied Materials, Inc. Silicon oxynitride gate dielectric formation using multiple annealing steps
US7429540B2 (en) * 2003-03-07 2008-09-30 Applied Materials, Inc. Silicon oxynitride gate dielectric formation using multiple annealing steps
US20040248360A1 (en) * 2003-03-26 2004-12-09 Seiko Epson Corporation Ferroelectric film, method of manufacturing ferroelectric film, ferroelectric capacitor, method of manufacturing ferroelectric capacitor, and ferroelectric memory
US7074624B2 (en) * 2003-03-26 2006-07-11 Seiko Epson Corporation Ferroelectric film, method of manufacturing ferroelectric film, ferroelectric capacitor, method of manufacturing ferroelectric capacitor, and ferroelectric memory
US20050013303A1 (en) * 2003-07-16 2005-01-20 Nandu Gopalakrishnan Method of transmitting or retransmitting packets in a communication system
US7601578B2 (en) 2003-12-18 2009-10-13 Texas Instruments Incorporated Defect control in gate dielectrics
US20050136690A1 (en) * 2003-12-18 2005-06-23 Luigi Colombo Defect control in gate dielectrics
US7351626B2 (en) * 2003-12-18 2008-04-01 Texas Instruments Incorporated Method for controlling defects in gate dielectrics
CN101416286B (en) 2006-04-03 2012-12-12 应用材料公司 Silicon oxynitride gate dielectric formation using multiple annealing steps
US20080012908A1 (en) * 2006-07-14 2008-01-17 Canon Kabushiki Kaisha Piezoelectric element, manufacturing method for piezoelectric body, and liquid jet head
US7984977B2 (en) * 2006-07-14 2011-07-26 Canon Kabushiki Kaisha Piezoelectric element, manufacturing method for piezoelectric body, and liquid jet head
US20080133069A1 (en) * 2006-11-30 2008-06-05 Instituto Nacional De Tecnica Aeroespacial "Estaban Terradas" Method for controlling control parameters in an air vehicle and system of controlling an air vehicle
US8878340B1 (en) * 2011-04-29 2014-11-04 Georgia Tech Research Corporation Devices including composite thermal capacitors

Similar Documents

Publication Publication Date Title
US6281142B1 (en) Dielectric cure for reducing oxygen vacancies
US5573979A (en) Sloped storage node for a 3-D dram cell structure
US5612558A (en) Hemispherical grained silicon on refractory metal nitride
US5489548A (en) Method of forming high-dielectric-constant material electrodes comprising sidewall spacers
US6144060A (en) Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature
US5499207A (en) Semiconductor memory device having improved isolation between electrodes, and process for fabricating the same
US6096597A (en) Method for fabricating an integrated circuit structure
US20040046197A1 (en) MIS capacitor and method of formation
US6218260B1 (en) Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby
US6251720B1 (en) High pressure reoxidation/anneal of high dielectric constant materials
Ezhilvalavan et al. Progress in the developments of (Ba, Sr) TiO3 (BST) thin films for Gigabit era DRAMs
US6580111B2 (en) Metal-insulator-metal capacitor
US20030052374A1 (en) Semiconductor device and method for fabricating the same
US5717250A (en) Sputter and CVD deposited titanium nitride barrier layer between a platinum layer and a polysilicon plug
US20040018747A1 (en) Deposition method of a dielectric layer
US6617206B1 (en) Method of forming a capacitor structure
US5663088A (en) Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer
US6191443B1 (en) Capacitors, methods of forming capacitors, and DRAM memory cells
US6127218A (en) Methods for forming ferroelectric films using dual deposition steps
US20060263977A1 (en) Methods of forming integrated circuit electrodes and capacitors by wrinkling a layer that includes a high percentage of impurities
US6340622B1 (en) Method for fabricating capacitors of semiconductor device
US5383088A (en) Storage capacitor with a conducting oxide electrode for metal-oxide dielectrics
US5943547A (en) Method of forming highly-integrated thin film capacitor with high dielectric constant layer
US6727140B2 (en) Capacitor with high dielectric constant materials and method of making
US20080020489A1 (en) Methods of fabricating ferroelectric devices

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AL-SHAREEF, HUSAM N.;DEBOER, SCOTT JEFFERY;THAKUR, RANDHIR P. S.;REEL/FRAME:009013/0121

Effective date: 19980227

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THAKUR, RANDHIR P.S.;REEL/FRAME:009261/0355

Effective date: 19980605

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: NANYA TECHNOLOGY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023220/0637

Effective date: 20090605

FPAY Fee payment

Year of fee payment: 12