US6011322A - Apparatus and method for providing power to circuitry implementing two different power sources - Google Patents

Apparatus and method for providing power to circuitry implementing two different power sources Download PDF

Info

Publication number
US6011322A
US6011322A US08901326 US90132697A US6011322A US 6011322 A US6011322 A US 6011322A US 08901326 US08901326 US 08901326 US 90132697 A US90132697 A US 90132697A US 6011322 A US6011322 A US 6011322A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
power
circuit
supply
voltage
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08901326
Inventor
David M. Stumfall
Kazutoyo Sekine
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Sony Trans Com Inc
Original Assignee
Sony Corp
Sony Trans Com Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by G11C11/00
    • G11C5/14Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by G11C11/00
    • G11C5/14Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
    • G11C5/143Detection of memory cassette insertion/removal; Continuity checks of supply and ground lines ; Detection of supply variations/interruptions/levels ; Switching between alternative supplies
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00Circuit arrangements for dc mains or dc distribution networks
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T307/00Electrical transmission or interconnection systems
    • Y10T307/50Plural supply circuits or sources

Abstract

An apparatus and method for providing power control in an in-flight entertainment system is disclosed. The power control circuit comprises a first power supply that supplies a first voltage and a second power supply that supplies a second voltage. The circuit further comprises a detector circuit having an input terminal is coupled to the first power supply, and an output terminal that is coupled to the second power supply. The detector circuit generates a first signal upon detection of a valid first voltage level. A control circuit is coupled to the first power supply and the output terminal of the detector circuit. The control circuit is enabled upon receipt of the first signal. A processing circuit is coupled to the second power supply and the control circuit, wherein the second power supply provides the second voltage to the processing circuit upon receipt of the first signal, and the control circuit issues an enable signal to the processing circuit when the processing circuit has received the second voltage.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to power supplies. More particularly, the present invention relates to a method and apparatus of providing power to circuitry utilizing two different power sources.

2. Description of the Related Art

Over the past few decades, commercial aircraft has become a necessary mode of travel for personal and business reasons. To improve passenger comfort, commercial aircraft typically offer a number of entertainment activities that can be enjoyed by the passenger, such as video games, movies and various selections of music. In addition, various electronic systems for supporting communications and/or other in-flight functions are provided.

Such electronic systems typically comprise electronic units which receive in-flight entertainment programs from a central system and which subsequently deliver these programs to one or more passengers on the aircraft. These electronic units typically include circuitry which draw power from two different power sources, such as a +5 V power supply and a +3.3 V power supply which in turn obtain power from a 12 V regulator. The +5 V and +3.3 V power supplies typically provide the current and voltage requirements of microcontrollers and processors respectively. When operational, the microcontroller issues a control signal to the processor to reset, to boot or to initialize the processor. However, in such conventional systems, the control signal issued by the microcontroller is sometimes issued to the processor before the processor has been powered up or before the integrity of the processor has been validated. The control signal is then treated as an invalid request and the processor remains in an unreset, unbooted or uninitialized state even upon powering up.

Moreover in such conventional systems, when the output of the 12 V regulator is terminated, the +5 V power supply is typically terminated before the +3.3 V power supply is terminated. This may result in damaging circuits which are still operating on the +3.3 V power supply, if back biasing of various components in those circuits, as provided by the +5 V power supply, is terminated.

Accordingly, there is a need in the technology for an apparatus and method for providing power utilizing two different power sources, so that circuitry relying on both power sources may issue appropriately-timed control signals, to maintain circuit integrity when either one of the power supplies is turned off.

BRIEF SUMMARY OF THE INVENTION

An apparatus and method for providing power control in an in-flight entertainment system is disclosed. The power control circuit comprises a first power supply that supplies a first voltage and a second power supply that supplies a second voltage. The circuit further comprises a detector circuit having an input terminal is coupled to the first power supply, and an output terminal that is coupled to the second power supply. The detector circuit generates a first signal upon detection of a valid first voltage level. A control circuit is coupled to the first power supply and the output terminal of the detector circuit. The control circuit is enabled upon receipt of the first signal. A processing circuit is coupled to the second power supply and the control circuit, wherein the second power supply provides the second voltage to the processing circuit upon receipt of the first signal, and the control circuit issues an enable signal to the processing circuit when the processing circuit has received the second voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A and 1B together show an overall schematic view of a flight entertainment system 100 which implements the power control system of the present invention.

FIG. 2 is a detailed block diagram of the power control system 200 of the present invention.

FIGS. 3A-3E are a timing diagram illustrating one aspect of the power control process of the present invention.

FIGS. 4A-4D are a timing diagram illustrating a second aspect of the power control process of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1A and 1B together show an overall schematic view of a flight entertainment system 100 which implements the power control system of the present invention. The flight entertainment system 100 includes an interconnect bus 104, a daisy chain 106 of interconnecting seat electronic units (SEUs) 108, 112, 120 and a terminating cap 124. Each daisy chain 106 is connected such that the output of one SEU is connected to the input of the next SEU until the final seat electronics unit (FSEU) 120 is reached. The SEUs receive the audio and video signals from a Zone Bridge Unit (ZBU) 124. Each ZBU 124 supports multiple daisy chains 106, 126. A Server Network Hub 128 coordinates and communicates the information to and from multiple ZBUs 124, 130 to supporting electronics.

Each SEU, e.g. SEU 108, provides the necessary audio and video signals to support a number of passenger seats 132, 136, 140 in the passenger compartment of an aircraft. In one embodiment, an SEU may support two to three passenger seats depending on the aircraft configuration used. In the described embodiment, up to 12 SEUs are daisy chained together although the number of SEUs in a daisy chain may vary.

Each ZBU 124 services one section or zone of an aircraft. A ZBU 124 may service multiple daisy chains 106, 126. In one design, daisy chain 106, 126 may serve an aisle of a plane while each ZBU 124 serves a plane section. The bus which forms each daisy chain 106, is terminated at the FSEU 120. The FSEU includes terminating cap 124 which terminates interconnect bus 104.

ZBU 124 distributes audio and video data on a seat network bus 144 and power along AC power line 148 to the various SEUs 108, 112. In one embodiment, power is provided by an AC generator 150 located on the aircraft. The system may also receive data, such as credit card information, entertainment requests, or merchandise orders, from seat electronics (not shown) in the vicinity of passenger seat 132, 136, 140. The respective SEU unit 108 receives the data and may then transfer the data to the respective ZBU 124 via seat network bus 144. This information may be further transmitted through the server network hub 128 to other electronics aboard the aircraft, or in the case of telephone or other communication to a public switched telephone network ("PSTN") or other external networks outside of the aircraft through a system interface unit 148. A system manager unit (SMU) 152 oversees operation of the IFE. The SMU 152 is coupled to a display device 156 which displays passenger requests and system status information. A floppy drive 160 is also provided for storing data.

The IFE, including the SMU 152 and the SEUs 108, 112, 120 is designed to perform self diagnostic checks. In particular, the SEUs perform diagnostic checks and may forward error messages to the SMU. The SMU 152 then displays the error on display device 156 or the information is stored on a floppy disk or other removable storage medium 160 for further use or analysis. This information enables technicians or maintenance personnel to quickly troubleshoot the IFE system. The server network hub 128 may further be coupled to other units which provide information such as Data Server Units (DSUs) 164 and Media Controller Units (MCUs) 168 which provide the video/audio contact.

In a preferred embodiment, the power control system 200 (FIG. 2) of the present invention may be used in controlling the supply of current and voltage to electronic systems which provide in-flight entertainment services such as those shown in FIGS. 1A and 1B. These electronic systems include, but are not limited to, SEUs 108, 112, 120, System Manager Unit 152, System Interface Unit 148, Data Server Unit 164, and Media Controller Unit 168. As is apparent to one of ordinary skill in the technology, the power control system 200 of the present invention may be implemented in any system that utilizes current or voltage from two different power sources, and is not limited to in-flight entertainment systems.

FIG. 2 is a detailed block diagram of the power control system 200 of the present invention. The power control system 200 comprises a first power supply 210 and a second power supply 212. An example of the first and the second power supplies 210 and 212 include a +5 V and a +3.3 V power supply, respectively. In one embodiment, the first and second power supplies 210 and 212 provide regulated current and voltage obtained from a +12 V dc power regulator 190. The dc power regular 190 in turn obtains supply current and voltage from the AC generator 150 via an AC-to-DC converter 180.

The first power supply 210 provides current and voltage to a voltage detector 214 and a microcontroller 216 via lines 220 and 222 respectively. Upon detection of a valid +5 V signal, the voltage detector 214 issues a control signal via signal line 224 to enable the microcontroller 216. An example of the microcontroller 216 is that marketed by Intel Corp. under the part designation I196. It is understood by one of ordinary skilled in the art that the microcontroller 216 may be implemented using any microcontroller which obtains current and voltage from a +5 V source.

The second power supply 212 provides supply current and voltage to a processor 226 via line 228. In one embodiment, the processor is a central processing unit. It is apparent to one of ordinary skill in the art that the second power supply 212 may also be configured to provide current and voltage to a plurality processors. The voltage detector 214 also issues an enable signal to the second power supply 212 via signal line 230 upon detection of a valid +5 V signal. When enabled, the microcontroller 216 issues a signal to the processor 226 via signal line 232 to reset, to boot or to initialize the processor 226. However, this signal is only issued after the processor 226 is powered up by the second power supply 212, to ensure that the processor 226 is in a state to properly receive and to process the signal. An example of the processor 226 is the Pentium processor, the 486 processor as marketed by Intel Corp. Other examples of the processor 226 include the K6 processor or the 586 processor as marketed by AMD, and the M2 processor as marketed by Cyrix Corp. It is understood by one of ordinary skilled in the art that the processor 226 may be implemented using any processor which obtains current and voltage from a +3.3 V source.

FIGS. 3A-3E are timing diagrams illustrating the operational sequence of one aspect of the power control system 200 of the present invention. With reference to FIG. 3A, the first power supply 210 is enabled to provide current and voltage to the voltage detector 114 and microcontroller 216. At time t0 the output of the first power supply 210 reaches a valid +5 V level. Shortly after this point, at time t1, the voltage detector 214 issues an enable signal via line 224 to enable both the microcontroller 216 and the second power supply 212 via signal lines 224 and 230, respectively (see FIGS. 3B and 3D). At time t2, the output of the second power supply 212 reaches a valid +3.3 V level (see FIG. 3C). At this point (time t2), the microcontroller 216 issues an enable signal to processor 226 to reset, to boot or to initialize the processor 226. At time t3, the processor is reset, booted or initialized (see FIG. 3E). In this manner, the processor 226 will always receive the enable signal after it is powered up by the second power supply 212. As a result, the enable signal will not be considered invalid.

FIGS. 4A-4D are timing diagrams illustrating the operational sequence of a second aspect of the power control system 200 of the present invention. FIG. 4A illustrates the voltage output of the 12 V power regulator 190 during a power down sequence. As shown, the 12 V power regulator 190 source gradually tapers off from the +12 V level, beginning at a time t'0. Upon reaching a level, at t'1, representative of an invalid +12 V signal, the first power supply 210 begins to power down (FIG. 4B). When the output of the first power supply 210 reaches a level indicative of an invalid signal +5 V (at time t'2), the voltage detector 214 issues a disable signal to the second power supply 212 and the microcontroller 216. In response, the second power supply 212 begins to power down. At time t'3, the output of the second power supply 212 reaches a level representative of an invalid +3.3 V signal, and circuitry powered by the second power supply 212, including the processor 226, are powered down. The circuitry driven by the second power supply 212 will thus be powered down very shortly after the first power supply 210 has powered down, and preferably before the output of the first power supply 210 has reached the +3.3 V level. As a result, any potential damage caused by the termination of back biasing provided by the first power (+5 V) supply 210 to circuitry which is also driven by the second (+3.3 V) power supply 212, will be eliminated or minimized. In a preferred embodiment, the period of time between t'2 and t'3 is 10 ms.

Through the implementation of the principles of the present invention, circuitry utilizing two power supplies may be appropriately enabled. In addition, the implementation of the present invention ensures that circuit integrity will be maintained when the power supplies are turned off.

The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims (20)

What is claimed is:
1. A power control circuit in an in-flight entertainment system, comprising:
a first power supply for providing a first voltage;
a second power supply for providing a second voltage;
a detector circuit having an input terminal coupled to said first power supply, said detector circuit having an output terminal coupled to said second power supply, said detector circuit generates a first signal upon detection of a valid first voltage level;
a control circuit coupled to said first power supply and said output terminal of said detector circuit, said control circuit being enabled upon receipt of the first signal; and
a processing circuit coupled to said second power supply and said control circuit, wherein said second power supply provides said second voltage to said processing circuit upon receipt of the first signal, and said control circuit issues an enable signal to said processing circuit when said processing circuit has received said second voltage.
2. The circuit of claim 1, wherein said detector circuit is a voltage detector circuit.
3. The circuit of claim 1, wherein said control circuit is a microcontroller.
4. The circuit of claim 1, wherein said processing circuit is a central processing unit.
5. The circuit of claim 1, wherein the first voltage is +5 volts.
6. The circuit of claim 1, wherein the second voltage is +3.3 V.
7. The circuit of claim 1, wherein said detector circuit further generates a second signal upon detection of an invalid first voltage level, and wherein said second power supply terminates said second voltage to said processing circuit upon receipt of the second signal.
8. The circuit of claim 1, wherein said processing circuit is reset upon receipt of said enable signal.
9. The circuit of claim 1, wherein said processing circuit is booted upon receipt of said enable signal.
10. The circuit of claim 1, wherein said processing circuit is initialized upon receipt of said enable signal.
11. A method of controlling the supply of power in an in-flight entertainment system, comprising the steps of:
providing a first voltage to a control circuit and a detector circuit;
detecting the presence of a valid first voltage;
providing a second voltage to a processing circuit and enabling the control circuit upon said detecting the presence of a valid first voltage, and
issuing an enable signal to said processing circuit when said processing circuit has received said second voltage.
12. The method of claim 11, wherein in the step of detecting, said first valid voltage is detected by a voltage detector circuit.
13. The method of claim 11, wherein in the step of providing a first voltage, said control circuit is a microcontroller.
14. The method of claim 11, wherein in the step of providing a second voltage, said processing circuit is a central processing unit.
15. The method of claim 11, wherein in the step of providing a first voltage, the first voltage is +5 volts.
16. The method of claim 11, wherein in the step of providing a second voltage, the second voltage is +3.3 V.
17. The method of claim 11, further comprising the steps of:
providing a second signal when said first voltage is invalid; and
terminating said second voltage upon receipt of said second signal.
18. The method of claim 11, further comprising the step of resetting said processing circuit upon receipt of said enable signal.
19. The method of claim 11, further comprising the step of booting said processing circuit upon receipt of said enable signal.
20. The method of claim 11, further comprising the step of initializing said processing circuit upon receipt of said enable signal.
US08901326 1997-07-28 1997-07-28 Apparatus and method for providing power to circuitry implementing two different power sources Expired - Lifetime US6011322A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08901326 US6011322A (en) 1997-07-28 1997-07-28 Apparatus and method for providing power to circuitry implementing two different power sources

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08901326 US6011322A (en) 1997-07-28 1997-07-28 Apparatus and method for providing power to circuitry implementing two different power sources
PCT/US1998/014090 WO1999005764A1 (en) 1997-07-28 1998-07-07 Apparatus and method for providing power to circuitry implementing two different power sources

Publications (1)

Publication Number Publication Date
US6011322A true US6011322A (en) 2000-01-04

Family

ID=25413951

Family Applications (1)

Application Number Title Priority Date Filing Date
US08901326 Expired - Lifetime US6011322A (en) 1997-07-28 1997-07-28 Apparatus and method for providing power to circuitry implementing two different power sources

Country Status (2)

Country Link
US (1) US6011322A (en)
WO (1) WO1999005764A1 (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020028700A1 (en) * 2000-08-24 2002-03-07 Haruhisa Kato Power control method in wireless communication device
US20030070036A1 (en) * 2001-09-28 2003-04-10 Gorobets Sergey Anatolievich Memory system for data storage and retrieval
US20030079149A1 (en) * 2001-09-28 2003-04-24 Edwin Payne Robert Power management system
US20030126451A1 (en) * 2001-09-28 2003-07-03 Gorobets Sergey Anatolievich Data processing
EP1339267A1 (en) * 2002-02-25 2003-08-27 Audio Partnership Plc Redundant power supply
US20030165076A1 (en) * 2001-09-28 2003-09-04 Gorobets Sergey Anatolievich Method of writing data to non-volatile memory
US6713992B2 (en) * 2001-02-15 2004-03-30 Ricoh Company, Ltd. Method and apparatus for power supply capable of effectively reducing a power consumption
US6856045B1 (en) 2002-01-29 2005-02-15 Hamilton Sundstrand Corporation Power distribution assembly with redundant architecture
US20050044186A1 (en) * 2003-06-13 2005-02-24 Petrisor Gregory C. Remote interface optical network
US20050055497A1 (en) * 1995-07-31 2005-03-10 Petro Estakhri Faster write operations to nonvolatile memory by manipulation of frequently-accessed sectors
US20050185067A1 (en) * 2004-02-23 2005-08-25 Petro Estakhri Secure compact flash
US20060020747A1 (en) * 1995-07-31 2006-01-26 Petro Estakhri Moving sectors within a block of information in a flash memory mass storage architecture
US20060195651A1 (en) * 1995-07-31 2006-08-31 Petro Estakhri Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US20070077998A1 (en) * 2005-09-19 2007-04-05 Petrisor Gregory C Fiber-to-the-seat in-flight entertainment system
US20070274150A1 (en) * 2001-09-28 2007-11-29 Lexar Media, Inc. Non-volatile memory control
US20080063398A1 (en) * 2006-09-11 2008-03-13 Cline James D Fiber-to-the-seat (ftts) fiber distribution system
US20080168281A1 (en) * 2007-01-05 2008-07-10 Ati Technologies Ulc Cascaded multi-supply power supply
US20090077434A1 (en) * 2004-08-27 2009-03-19 Lexar Media, Inc. Status of overall health of nonvolatile memory
US20090204750A1 (en) * 1995-07-31 2009-08-13 Petro Estakhri Direct logical block addressing flash memory mass storage architecture
US20090327595A1 (en) * 2004-08-27 2009-12-31 Lexar Media, Inc. Storage capacity status
US7725628B1 (en) 2004-04-20 2010-05-25 Lexar Media, Inc. Direct secondary device interface by a host
US7734862B2 (en) 2000-07-21 2010-06-08 Lexar Media, Inc. Block management for mass storage
US7865659B2 (en) 2004-04-30 2011-01-04 Micron Technology, Inc. Removable storage device
US20110065303A1 (en) * 2009-08-14 2011-03-17 Lumexis Corporation Video display unit docking assembly for fiber-to-the-screen inflight entertainment system
US20110063998A1 (en) * 2009-08-20 2011-03-17 Lumexis Corp Serial networking fiber optic inflight entertainment system network configuration
US20110162015A1 (en) * 2009-10-05 2011-06-30 Lumexis Corp Inflight communication system
US8166488B2 (en) 2002-02-22 2012-04-24 Micron Technology, Inc. Methods of directly accessing a mass storage data device
JP2012191680A (en) * 2011-03-08 2012-10-04 Ricoh Co Ltd Power supply device, control method of power supply device, and image formation device
US8612779B2 (en) * 2009-07-22 2013-12-17 Wolfson Microelectronics Plc Power management apparatus and methods
US8659990B2 (en) 2009-08-06 2014-02-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
GB2526532A (en) * 2014-05-02 2015-12-02 Harvard Engineering Plc Power supply apparatus and method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730122A (en) * 1986-09-18 1988-03-08 International Business Machines Corporation Power supply adapter systems
US5515134A (en) * 1993-12-10 1996-05-07 Nikon Corporation Camera power source system
US5732914A (en) * 1996-03-13 1998-03-31 Flinn; John Gun holder for bedside placement of rifles and shotguns

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3092474B2 (en) * 1995-04-28 2000-09-25 日立工機株式会社 Power failure recovery after the start-up blocking device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730122A (en) * 1986-09-18 1988-03-08 International Business Machines Corporation Power supply adapter systems
US5515134A (en) * 1993-12-10 1996-05-07 Nikon Corporation Camera power source system
US5732914A (en) * 1996-03-13 1998-03-31 Flinn; John Gun holder for bedside placement of rifles and shotguns

Cited By (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060195651A1 (en) * 1995-07-31 2006-08-31 Petro Estakhri Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US7908426B2 (en) 1995-07-31 2011-03-15 Lexar Media, Inc. Moving sectors within a block of information in a flash memory mass storage architecture
US8397019B2 (en) 1995-07-31 2013-03-12 Micron Technology, Inc. Memory for accessing multiple sectors of information substantially concurrently
US7774576B2 (en) 1995-07-31 2010-08-10 Lexar Media, Inc. Direct logical block addressing flash memory mass storage architecture
US8032694B2 (en) 1995-07-31 2011-10-04 Micron Technology, Inc. Direct logical block addressing flash memory mass storage architecture
US8171203B2 (en) 1995-07-31 2012-05-01 Micron Technology, Inc. Faster write operations to nonvolatile memory using FSInfo sector manipulation
US8078797B2 (en) 1995-07-31 2011-12-13 Micron Technology, Inc. Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US20070266201A1 (en) * 1995-07-31 2007-11-15 Petro Estakhri Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US9026721B2 (en) 1995-07-31 2015-05-05 Micron Technology, Inc. Managing defective areas of memory
US8793430B2 (en) 1995-07-31 2014-07-29 Micron Technology, Inc. Electronic system having memory with a physical block having a sector storing data and indicating a move status of another sector of the physical block
US20050055497A1 (en) * 1995-07-31 2005-03-10 Petro Estakhri Faster write operations to nonvolatile memory by manipulation of frequently-accessed sectors
US8554985B2 (en) 1995-07-31 2013-10-08 Micron Technology, Inc. Memory block identified by group of logical block addresses, storage device with movable sectors, and methods
US20060020747A1 (en) * 1995-07-31 2006-01-26 Petro Estakhri Moving sectors within a block of information in a flash memory mass storage architecture
US20090043952A1 (en) * 1995-07-31 2009-02-12 Lexar Media, Inc. Moving sectors within a block of information in a flash memory mass storage architecture
US20090204750A1 (en) * 1995-07-31 2009-08-13 Petro Estakhri Direct logical block addressing flash memory mass storage architecture
US7734862B2 (en) 2000-07-21 2010-06-08 Lexar Media, Inc. Block management for mass storage
US8019932B2 (en) 2000-07-21 2011-09-13 Micron Technology, Inc. Block management for mass storage
US8250294B2 (en) 2000-07-21 2012-08-21 Micron Technology, Inc. Block management for mass storage
US20020028700A1 (en) * 2000-08-24 2002-03-07 Haruhisa Kato Power control method in wireless communication device
US6713992B2 (en) * 2001-02-15 2004-03-30 Ricoh Company, Ltd. Method and apparatus for power supply capable of effectively reducing a power consumption
USRE41304E1 (en) * 2001-02-15 2010-05-04 Ricoh Company, Ltd. Method and apparatus for power supply capable of effectively reducing a power consumption
US20080155184A1 (en) * 2001-09-28 2008-06-26 Lexar Media, Inc. Methods and apparatus for writing data to non-volatile memory
US8208322B2 (en) 2001-09-28 2012-06-26 Micron Technology, Inc. Non-volatile memory control
US20080215903A1 (en) * 2001-09-28 2008-09-04 Lexar Media, Inc. Power management of non-volatile memory systems
US20070274150A1 (en) * 2001-09-28 2007-11-29 Lexar Media, Inc. Non-volatile memory control
US8135925B2 (en) 2001-09-28 2012-03-13 Micron Technology, Inc. Methods of operating a memory system
US7681057B2 (en) 2001-09-28 2010-03-16 Lexar Media, Inc. Power management of non-volatile memory systems
US20100095055A1 (en) * 2001-09-28 2010-04-15 Lexar Media, Inc. Memory system for data storage and retrieval
US8694722B2 (en) 2001-09-28 2014-04-08 Micron Technology, Inc. Memory systems
US20030165076A1 (en) * 2001-09-28 2003-09-04 Gorobets Sergey Anatolievich Method of writing data to non-volatile memory
US9032134B2 (en) 2001-09-28 2015-05-12 Micron Technology, Inc. Methods of operating a memory system that include outputting a data pattern from a sector allocation table to a host if a logical sector is indicated as being erased
US9489301B2 (en) 2001-09-28 2016-11-08 Micron Technology, Inc. Memory systems
US20030126451A1 (en) * 2001-09-28 2003-07-03 Gorobets Sergey Anatolievich Data processing
US20030079149A1 (en) * 2001-09-28 2003-04-24 Edwin Payne Robert Power management system
US20030070036A1 (en) * 2001-09-28 2003-04-10 Gorobets Sergey Anatolievich Memory system for data storage and retrieval
US7917709B2 (en) 2001-09-28 2011-03-29 Lexar Media, Inc. Memory system for data storage and retrieval
US7944762B2 (en) 2001-09-28 2011-05-17 Micron Technology, Inc. Non-volatile memory control
US8386695B2 (en) 2001-09-28 2013-02-26 Micron Technology, Inc. Methods and apparatus for writing data to non-volatile memory
US6856045B1 (en) 2002-01-29 2005-02-15 Hamilton Sundstrand Corporation Power distribution assembly with redundant architecture
US9213606B2 (en) 2002-02-22 2015-12-15 Micron Technology, Inc. Image rescue
US8166488B2 (en) 2002-02-22 2012-04-24 Micron Technology, Inc. Methods of directly accessing a mass storage data device
EP1339267A1 (en) * 2002-02-25 2003-08-27 Audio Partnership Plc Redundant power supply
US7663265B2 (en) 2002-02-25 2010-02-16 Audio Partnership Plc Power supply arrangements
US20030160513A1 (en) * 2002-02-25 2003-08-28 Bramble Matthew Forbes Power supply arrangements
US20050044186A1 (en) * 2003-06-13 2005-02-24 Petrisor Gregory C. Remote interface optical network
US20050185067A1 (en) * 2004-02-23 2005-08-25 Petro Estakhri Secure compact flash
US7725628B1 (en) 2004-04-20 2010-05-25 Lexar Media, Inc. Direct secondary device interface by a host
US8090886B2 (en) 2004-04-20 2012-01-03 Micron Technology, Inc. Direct secondary device interface by a host
US8316165B2 (en) 2004-04-20 2012-11-20 Micron Technology, Inc. Direct secondary device interface by a host
US7865659B2 (en) 2004-04-30 2011-01-04 Micron Technology, Inc. Removable storage device
US8151041B2 (en) 2004-04-30 2012-04-03 Micron Technology, Inc. Removable storage device
US20110082979A1 (en) * 2004-04-30 2011-04-07 Lexar Media, Inc. Removable storage device
US8612671B2 (en) 2004-04-30 2013-12-17 Micron Technology, Inc. Removable devices
US9576154B2 (en) 2004-04-30 2017-02-21 Micron Technology, Inc. Methods of operating storage systems including using a key to determine whether a password can be changed
US7743290B2 (en) 2004-08-27 2010-06-22 Lexar Media, Inc. Status of overall health of nonvolatile memory
US20100231408A1 (en) * 2004-08-27 2010-09-16 Lexar Media, Inc. Display configured to display health status of a memory device
US20110219175A1 (en) * 2004-08-27 2011-09-08 Lexar Media, Inc. Storage capacity status
US8296545B2 (en) 2004-08-27 2012-10-23 Micron Technology, Inc. Storage capacity status
US7949822B2 (en) 2004-08-27 2011-05-24 Micron Technology, Inc. Storage capacity status
US20090327595A1 (en) * 2004-08-27 2009-12-31 Lexar Media, Inc. Storage capacity status
US20090077434A1 (en) * 2004-08-27 2009-03-19 Lexar Media, Inc. Status of overall health of nonvolatile memory
US20070077998A1 (en) * 2005-09-19 2007-04-05 Petrisor Gregory C Fiber-to-the-seat in-flight entertainment system
US8184974B2 (en) 2006-09-11 2012-05-22 Lumexis Corporation Fiber-to-the-seat (FTTS) fiber distribution system
US20080063398A1 (en) * 2006-09-11 2008-03-13 Cline James D Fiber-to-the-seat (ftts) fiber distribution system
US20080168281A1 (en) * 2007-01-05 2008-07-10 Ati Technologies Ulc Cascaded multi-supply power supply
US8232677B2 (en) * 2007-01-05 2012-07-31 Ati Technologies Ulc Cascaded multi-supply power supply
US8612779B2 (en) * 2009-07-22 2013-12-17 Wolfson Microelectronics Plc Power management apparatus and methods
US8659990B2 (en) 2009-08-06 2014-02-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US9532082B2 (en) 2009-08-06 2016-12-27 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US9118547B2 (en) 2009-08-06 2015-08-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US20110065303A1 (en) * 2009-08-14 2011-03-17 Lumexis Corporation Video display unit docking assembly for fiber-to-the-screen inflight entertainment system
US8424045B2 (en) 2009-08-14 2013-04-16 Lumexis Corporation Video display unit docking assembly for fiber-to-the-screen inflight entertainment system
US9036487B2 (en) 2009-08-20 2015-05-19 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US9344351B2 (en) 2009-08-20 2016-05-17 Lumexis Corporation Inflight entertainment system network configurations
US8416698B2 (en) 2009-08-20 2013-04-09 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US20110063998A1 (en) * 2009-08-20 2011-03-17 Lumexis Corp Serial networking fiber optic inflight entertainment system network configuration
US20110162015A1 (en) * 2009-10-05 2011-06-30 Lumexis Corp Inflight communication system
JP2012191680A (en) * 2011-03-08 2012-10-04 Ricoh Co Ltd Power supply device, control method of power supply device, and image formation device
GB2526532B (en) * 2014-05-02 2016-09-28 Harvard Eng Plc Power supply apparatus and method
GB2526532A (en) * 2014-05-02 2015-12-02 Harvard Engineering Plc Power supply apparatus and method

Also Published As

Publication number Publication date Type
WO1999005764A1 (en) 1999-02-04 application

Similar Documents

Publication Publication Date Title
US7324111B2 (en) Method and apparatus for routing graphics processing signals to a stand-alone module
US6910064B1 (en) System of delivering content on-line
US5519641A (en) Method and apparatus for configuring plural multimedia audio cards as a local area network
US5939868A (en) Method and apparatus for automatically controlling integrated circuit supply voltages
US5832191A (en) Method and apparatus for automatically enabling communication with a network printer
US5938751A (en) Bus ring-back and voltage over-shoot reduction techniques coupled with hot-pluggability
US5848367A (en) System and method for sharing a non-volatile memory element as a boot device
US6232792B1 (en) Terminating transmission lines using on-chip terminator circuitry
US7161557B2 (en) Selectively updating a display in a multi-display system
US4607330A (en) Fault-tolerant power supply system
US20040042138A1 (en) Data transfer control device, electronic equipment, and power supply switching method
US4727475A (en) Self-configuring modular computer system with automatic address initialization
US5842027A (en) Method and apparatus for supplying power to devices coupled to a bus
US6233625B1 (en) System and method for applying initialization power to SCSI devices
US20060267857A1 (en) Method of operating multiple input and output devices through a single computer
US6792486B1 (en) System and method for managing information storage among plural disk drives
US7114171B2 (en) Method for controlling an in-flight entertainment system
US6192388B1 (en) Detecting available computers to participate in computationally complex distributed processing problem
US5276813A (en) Acquiring addresses in an input/output system
US20060230299A1 (en) System and method for power usage level management of blades installed within blade servers
US5909584A (en) Power interlock with fault indicators for computer system
US6594771B1 (en) Method and apparatus for managing power in an electronic device
US6240453B1 (en) Managing unused resources in a service application
US20060112287A1 (en) Systems and methods for wake-on-LAN for wireless LAN devices
US20060028478A1 (en) Point-to-point bus bridging without a bridge controller

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY TRANS COM INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STUMFALL, DAVID M.;SEKINE, KAZUTOYO;REEL/FRAME:008654/0284

Effective date: 19970723

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STUMFALL, DAVID M.;SEKINE, KAZUTOYO;REEL/FRAME:008654/0284

Effective date: 19970723

CC Certificate of correction
AS Assignment

Owner name: ROCKWELL COLLINS, INC., IOWA

Free format text: INTELLECTUAL PROPERTY AGREEMENT;ASSIGNOR:SONY CORPORATION;REEL/FRAME:013011/0705

Effective date: 20000728

FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
REMI Maintenance fee reminder mailed
REIN Reinstatement after maintenance fee payment confirmed
FP Expired due to failure to pay maintenance fee

Effective date: 20080104

PRDP Patent reinstated due to the acceptance of a late maintenance fee

Effective date: 20080903

SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: ROCKWELL COLLINS, INC., IOWA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF CONVEYING PARTY ON COVER PAGE WAS TYPED INCORRECTLY PREVIOUSLY RECORDED ON REEL 013011 FRAME 0705;ASSIGNOR:SONY TRANS COM;REEL/FRAME:022277/0807

Effective date: 20000728

SULP Surcharge for late payment

Year of fee payment: 11

FPAY Fee payment

Year of fee payment: 12