US6010945A - Method for preventing alignment marks from disappearing after chemical mechanical polishing - Google Patents

Method for preventing alignment marks from disappearing after chemical mechanical polishing Download PDF

Info

Publication number
US6010945A
US6010945A US09/302,658 US30265899A US6010945A US 6010945 A US6010945 A US 6010945A US 30265899 A US30265899 A US 30265899A US 6010945 A US6010945 A US 6010945A
Authority
US
United States
Prior art keywords
alignment marks
mechanical polishing
chemical mechanical
dielectric layer
disappearing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/302,658
Inventor
Chi-Hsi Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from TW086115640A external-priority patent/TW345701B/en
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Priority to US09/302,658 priority Critical patent/US6010945A/en
Application granted granted Critical
Publication of US6010945A publication Critical patent/US6010945A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54493—Peripheral marks on wafers, e.g. orientation flats, notches, lot number
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the invention relates to a semiconductor process, and more particularly to a method for preventing alignment marks from disappearing after a chemical mechanical polishing (CMP) process.
  • CMP chemical mechanical polishing
  • the principle of alignment used by the ASML optical aligner machine is to locate two alignment marks 10 which are disposed at two different locations of a wafer 11 using an optical approach.
  • a cross-sectional view of an alignment mark 10 is shown in FIG. 2.
  • the two alignment marks would not be destroyed in a front-end process, allowing the optical alignment to be readily accomplished.
  • the alignment marks would not be harmed or removed.
  • optical aligner machines could not easily locate the alignment marks, and in some cases, could not find the alignment marks at all, resulting in an alignment error or a non-alignment problem.
  • a method for solving the above-mentioned problem according to the prior art will be described as follows.
  • a dielectric layer 32 which is semi-transparent is deposited on a substrate 30 on which first alignment marks 31 are already formed so that second alignment marks 33 positioned directly over the first alignment marks 31 are formed on the dielectric layer 32.
  • CMP chemical mechanical polishing
  • a first metal layer 34 is deposited on the dielectric layer 32 and then a first photoresist layer 35 is formed on the first metal layer 34 excepting that part of the first metal layer 34 over the first alignment marks 31.
  • plasma etching is performed in order to form a first "metal clear out window" 301 over the first alignment marks 31, thereby exposing the first alignment marks 31 required for subsequent optical alignment of the first metal layer 34.
  • a second photoresist 36 is formed on a part of the first metal layer 34.
  • plasma etching is performed in order to form a desired metal pattern by removing a part of the first metal layer 34.
  • a planarized dielectric layer 37 and second metal layer 38 are formed in order over the dielectric layer 32 and then a third photoresist 39 is formed on the second metal layer 38 excepting that part of the second metal layer 38 over the first alignment marks 31.
  • plasma etching is performed in order to form a required second "metal clear out window" 302 over the first alignment marks 31 by removing a part of the second metal layer 38 over the first alignment marks 31, thereby allowing the first alignment marks 31 to be exposed for use in subsequent optical alignment of the second metal layer 38.
  • a metal layer is deposited, extra photolithography and plasma etching processes are required in order to form a "metal clear out window", and thereby expose the alignment mark.
  • this process is relatively complicated and requires a substantial amount of time for fabrication.
  • the object of the invention is to provide a method for efficiently preventing alignment marks from disappearing after chemical mechanical polishing.
  • This method is suitable for a substrate on which devices and first alignment marks are already formed.
  • a metal layer is first formed on the substrate, thereby forming second alignment marks on the metal layer above the first alignment marks.
  • a required pattern is formed on the metal layer and part of the metal layer on the first alignment marks is removed.
  • a first dielectric layer, an etching stop and a second dielectric layer are formed over the substrate, thereby forming third alignment marks, fourth alignment marks and fifth alignment marks on the first dielectric layer, etching stop and second dielectric layer, respectively.
  • the method for preventing alignment marks from disappearing after chemical mechanical polishing according to the invention not only makes the required alignment marks reappear, but also simplifies the semiconductor process, that is, unlike the prior art, no extra photolithography and etching is required in the invention, because the contact windows and clear out windows are formed simultaneously.
  • FIG. 1 is a schematic plan view illustrating the positions of alignment marks on a wafer
  • FIG. 2 is a cross-sectional view illustrating an alignment mark
  • FIGS. 3A-3H are cross-sectional views illustrating a method for preventing alignment marks from disappearing after chemical mechanical polishing according to the prior art.
  • FIGS. 4A-4I are cross-sectional views illustrating a method for preventing alignment marks from disappearing after chemical mechanical polishing according to a preferred embodiment of the invention.
  • Alignment marks 41 are of the type formed as raised formations which extend above the surface of substrate 40.
  • a first oxide layer 42 is deposited on substrate 40 by chemical vapor deposition, thereby simultaneously forming second alignment marks 43 on a part of the first oxide layer 42 and aligned over the first alignment marks 41.
  • FIG. 4B performing chemical mechanical polishing, results in the removal of the second alignment marks 43.
  • FIG. 4C a first photoresist layer 44 is formed on the first oxide layer 42 by photolithography and then a first contact window 45 in the first oxide layer 42 and first clear out window 401 over the first alignment marks 41 are formed by plasma etching.
  • a first tungsten plug layer 46 is formed within the first contact window 45 by chemical vapor deposition, and then a first aluminum layer 47, for example, an aluminum layer is formed over the substrate 40, thereby simultaneously forming third alignment marks 48 on a part of the first aluminum layer 47 and aligned over the first alignment marks 41.
  • a second photoresist layer 49 is formed on the first aluminum layer 47 by photolithography, and then plasma etching is performed to remove a part of the first aluminum layer 47 over the first alignment marks 41 and to form a desired metal pattern on the first aluminum layer 47.
  • second photoresist layer 49 is removed and a second oxide layer 50 with a thickness of 1K-5K ⁇ , etching stop (for example, silicon nitride layer) 52 with a thickness of 100-3,000 ⁇ and third oxide layer 54 with a thickness of 5K-20K ⁇ are formed successively over substrate 40, thereby forming fourth alignment marks 51, fifth alignment marks 53, and sixth alignment marks 55 on the second oxide layer 50, silicon nitride layer 52, and third oxide layer 54, respectively, each aligned over first alignment marks 41, with silicon nitride layer 52 having an etch stop function.
  • etching stop for example, silicon nitride layer
  • a third photoresist layer 56 is formed over a portion of second oxide layer 50 and third oxide layer 54 by photolithography and then plasma etching, in which the etching rate of the second oxide layer 50 much larger than those of the silicon nitride layer 52 and first aluminum layer 47 by adjusting etching recipe, is performed to form a second contact window 57 over tungsten plug 46 and through a portion of second oxide layer 50 and third photoresist layer 56.
  • This plasma etching step also removes third oxide layer 54, thereby forming second clear out windows 402 above fifth alignment marks 53.
  • silicon nitride layer 52 serves as an etch stop layer, maintaining the fifth alignment marks 53.
  • a second tungsten plug layer 58 is formed within second contact window 57 by chemical vapor deposition and then a second aluminum layer 59, for example, an aluminum layer is formed over the substrate 40, forming seventh alignment marks 60 disposed and aligned over the fifth alignment marks 53 for subsequent optical alignment of the second aluminum layer 59. The above-mentioned steps shown in FIG. 4E through FIG. 4I are then repeated.
  • a method for preventing alignment marks from disappearing a chemical mechanical polishing process ensures that the required alignment marks are provided, but also simplifies the semiconductor process.
  • no extra photolithography and etching is required in the invention, because the contact window and clear out windows are formed simultaneously as shown in FIG. 4E through FIG. 4I.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

A method for preventing alignment marks from disappearing after chemical mechanical polishing according to the invention is disclosed. This method, suitable for a substrate on which devices and first alignment marks are already formed, comprise: forming a metal layer on the substrate, thereby forming second alignment marks on the metal layer above the first alignment marks; forming a required metal pattern on the metal layer and removing part of the metal layer on the first alignment marks; forming a first dielectric layer, an etching stop and a second dielectric layer over the substrate, thereby forming third alignment marks, fourth alignment marks and fifth alignment marks on the first dielectric layer, etching stop and second dielectric layer, respectively; performing chemical mechanical polishing, causing the disappearance of the fifth alignment marks; and forming contact windows in the first dielectric layer and clear out windows on the fourth alignment marks to make said fourth alignment marks reappear. Furthermore, the method for preventing alignment marks from disappearing after chemical mechanical polishing according to the invention not only makes the required alignment marks reappear, but also simplifies the semiconductor process, that is, unlike the prior art, no extra photolithography and etching is required in the invention, because the contact windows and clear out windows are formed simultaneously.

Description

CROSS REFERENCE TO RELATED APPLICATION
Under 35 USC §120, this is a divisional application of prior U.S. application Ser. No. 08/972,316, filed Nov. 18, 1997.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a semiconductor process, and more particularly to a method for preventing alignment marks from disappearing after a chemical mechanical polishing (CMP) process.
2. Description of the Prior Art
Currently, in a semiconductor process, high overlap accuracy of optical aligner machines is quite important. In general, different optical aligner machines use different alignment approaches, with the ASML optical aligner machine being one of the more widely used in the semiconductor industry. Referring to FIG. 1, the principle of alignment used by the ASML optical aligner machine is to locate two alignment marks 10 which are disposed at two different locations of a wafer 11 using an optical approach. A cross-sectional view of an alignment mark 10 is shown in FIG. 2. Typically, the two alignment marks would not be destroyed in a front-end process, allowing the optical alignment to be readily accomplished. Furthermore, in the past, since no planarization step was executed in a back-end process, the alignment marks would not be harmed or removed. However, after chemical mechanical polishing processes were introduced into the semiconductor fabrication process, optical aligner machines could not easily locate the alignment marks, and in some cases, could not find the alignment marks at all, resulting in an alignment error or a non-alignment problem. A method for solving the above-mentioned problem according to the prior art will be described as follows.
First, referring to FIG. 3A, a dielectric layer 32 which is semi-transparent is deposited on a substrate 30 on which first alignment marks 31 are already formed so that second alignment marks 33 positioned directly over the first alignment marks 31 are formed on the dielectric layer 32. Referring to FIG. 3B, chemical mechanical polishing (CMP) is performed on the dielectric layer 32, resulting in the disappearance of second alignment marks 33. Referring to FIG. 3C, a first metal layer 34 is deposited on the dielectric layer 32 and then a first photoresist layer 35 is formed on the first metal layer 34 excepting that part of the first metal layer 34 over the first alignment marks 31. Referring to FIG. 3D, plasma etching is performed in order to form a first "metal clear out window" 301 over the first alignment marks 31, thereby exposing the first alignment marks 31 required for subsequent optical alignment of the first metal layer 34. Referring to FIG. 3E, a second photoresist 36 is formed on a part of the first metal layer 34. Referring to FIG. 3F, plasma etching is performed in order to form a desired metal pattern by removing a part of the first metal layer 34. Referring to FIG. 3G, a planarized dielectric layer 37 and second metal layer 38 are formed in order over the dielectric layer 32 and then a third photoresist 39 is formed on the second metal layer 38 excepting that part of the second metal layer 38 over the first alignment marks 31. Finally, referring to FIG. 3H, plasma etching is performed in order to form a required second "metal clear out window" 302 over the first alignment marks 31 by removing a part of the second metal layer 38 over the first alignment marks 31, thereby allowing the first alignment marks 31 to be exposed for use in subsequent optical alignment of the second metal layer 38. As is apparent from the above description, once a metal layer is deposited, extra photolithography and plasma etching processes are required in order to form a "metal clear out window", and thereby expose the alignment mark. However, this process is relatively complicated and requires a substantial amount of time for fabrication.
SUMMARY OF THE INVENTION
In order to resolve the above-mentioned problem, the object of the invention is to provide a method for efficiently preventing alignment marks from disappearing after chemical mechanical polishing. This method is suitable for a substrate on which devices and first alignment marks are already formed. In this method, a metal layer is first formed on the substrate, thereby forming second alignment marks on the metal layer above the first alignment marks. Then, a required pattern is formed on the metal layer and part of the metal layer on the first alignment marks is removed. After that, a first dielectric layer, an etching stop and a second dielectric layer are formed over the substrate, thereby forming third alignment marks, fourth alignment marks and fifth alignment marks on the first dielectric layer, etching stop and second dielectric layer, respectively. Subsequently, chemical mechanical polishing is performed to cause the disappearance of the fifth alignment marks. Finally, contact windows are formed in the first dielectric layer and clear out windows are formed on the fourth alignment marks to make the fourth alignment marks reappear. Furthermore, the method for preventing alignment marks from disappearing after chemical mechanical polishing according to the invention not only makes the required alignment marks reappear, but also simplifies the semiconductor process, that is, unlike the prior art, no extra photolithography and etching is required in the invention, because the contact windows and clear out windows are formed simultaneously.
BRIEF DESCRIPTION OF THE DRAWINGS
The objects, characteristics, and advantages of the present invention will be explained clearly by using a preferred embodiment with pertinent drawings as follows:
FIG. 1 is a schematic plan view illustrating the positions of alignment marks on a wafer;
FIG. 2 is a cross-sectional view illustrating an alignment mark;
FIGS. 3A-3H are cross-sectional views illustrating a method for preventing alignment marks from disappearing after chemical mechanical polishing according to the prior art; and
FIGS. 4A-4I are cross-sectional views illustrating a method for preventing alignment marks from disappearing after chemical mechanical polishing according to a preferred embodiment of the invention.
DETAILED DESCRIPTION OF THE INVENTION
In one embodiment of the invention, a method for preventing alignment marks from disappearing after a chemical mechanical polishing process, suitable for a substrate 40 on which devices (not shown in FIGS. 4A-4I) and first alignment marks 41 are already formed is described as follows. Alignment marks 41 are of the type formed as raised formations which extend above the surface of substrate 40.
Referring to FIG. 4A, a first oxide layer 42 is deposited on substrate 40 by chemical vapor deposition, thereby simultaneously forming second alignment marks 43 on a part of the first oxide layer 42 and aligned over the first alignment marks 41. Referring to FIG. 4B, performing chemical mechanical polishing, results in the removal of the second alignment marks 43. Referring to FIG. 4C, a first photoresist layer 44 is formed on the first oxide layer 42 by photolithography and then a first contact window 45 in the first oxide layer 42 and first clear out window 401 over the first alignment marks 41 are formed by plasma etching. Referring to FIG. 4D, a first tungsten plug layer 46 is formed within the first contact window 45 by chemical vapor deposition, and then a first aluminum layer 47, for example, an aluminum layer is formed over the substrate 40, thereby simultaneously forming third alignment marks 48 on a part of the first aluminum layer 47 and aligned over the first alignment marks 41.
Referring to FIG. 4E, a second photoresist layer 49 is formed on the first aluminum layer 47 by photolithography, and then plasma etching is performed to remove a part of the first aluminum layer 47 over the first alignment marks 41 and to form a desired metal pattern on the first aluminum layer 47. Referring to FIG. 4F, second photoresist layer 49 is removed and a second oxide layer 50 with a thickness of 1K-5KÅ, etching stop (for example, silicon nitride layer) 52 with a thickness of 100-3,000Å and third oxide layer 54 with a thickness of 5K-20KÅ are formed successively over substrate 40, thereby forming fourth alignment marks 51, fifth alignment marks 53, and sixth alignment marks 55 on the second oxide layer 50, silicon nitride layer 52, and third oxide layer 54, respectively, each aligned over first alignment marks 41, with silicon nitride layer 52 having an etch stop function.
Referring to FIG. 4G, chemical mechanical polishing is performed until sixth alignment marks 55 are removed. Referring to FIG. 4H, a third photoresist layer 56 is formed over a portion of second oxide layer 50 and third oxide layer 54 by photolithography and then plasma etching, in which the etching rate of the second oxide layer 50 much larger than those of the silicon nitride layer 52 and first aluminum layer 47 by adjusting etching recipe, is performed to form a second contact window 57 over tungsten plug 46 and through a portion of second oxide layer 50 and third photoresist layer 56. This plasma etching step also removes third oxide layer 54, thereby forming second clear out windows 402 above fifth alignment marks 53. During the plasma etching of third oxide layer 54, silicon nitride layer 52 serves as an etch stop layer, maintaining the fifth alignment marks 53. Finally, referring to FIG. 4I, a second tungsten plug layer 58 is formed within second contact window 57 by chemical vapor deposition and then a second aluminum layer 59, for example, an aluminum layer is formed over the substrate 40, forming seventh alignment marks 60 disposed and aligned over the fifth alignment marks 53 for subsequent optical alignment of the second aluminum layer 59. The above-mentioned steps shown in FIG. 4E through FIG. 4I are then repeated.
It is appreciated that although only a single alignment mark and clear out window is shown in FIGS. 4A-4I, at least two alignment marks are required to be formed on the wafer.
Based on the above description, a method for preventing alignment marks from disappearing a chemical mechanical polishing process according to an embodiment of the invention ensures that the required alignment marks are provided, but also simplifies the semiconductor process. In particular, unlike the prior art, no extra photolithography and etching is required in the invention, because the contact window and clear out windows are formed simultaneously as shown in FIG. 4E through FIG. 4I.
Although the invention has been disclosed in terms of a preferred embodiment, the disclosure is not intended to limit the invention. Those knowledgeable in the art can make modifications within the scope and spirit of the invention which is determined by the claims below.

Claims (8)

What is claimed is:
1. A method for preventing alignment marks from disappearing after chemical mechanical polishing, suitable for a substrate on which devices and first alignment marks are already formed, comprising:
forming a metal layer on said substrate, thereby forming second alignment marks on said metal layer above said first alignment marks;
forming a required metal pattern on said metal layer and removing part of said metal layer on said first alignment marks;
forming a first dielectric layer, an etching stop and a second dielectric layer over said substrate, thereby forming third alignment marks, fourth alignment marks and fifth alignment marks on said first dielectric layer, said etching stop and said second dielectric layer, respectively;
performing chemical mechanical polishing, causing the disappearance of said fifth alignment marks; and
forming contact windows in said first dielectric layer and clear out windows on said fourth alignment marks to make said fourth alignment marks reappear.
2. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, further comprising forming plug layers in said contact windows.
3. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein said first dielectric layer is an oxide layer.
4. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein the thickness of said first dielectric layer is 1K-5KÅ.
5. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein said etching stop is a silicon nitride layer.
6. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein the thickness of said etching stop is 100-3,000Å.
7. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein said second dielectric layer is an oxide layer.
8. The method for preventing alignment marks from disappearing after chemical mechanical polishing of claim 1, wherein the thickness of said second dielectric layer is 5K-20KÅ.
US09/302,658 1997-10-22 1999-04-30 Method for preventing alignment marks from disappearing after chemical mechanical polishing Expired - Lifetime US6010945A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/302,658 US6010945A (en) 1997-10-22 1999-04-30 Method for preventing alignment marks from disappearing after chemical mechanical polishing

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW086115640A TW345701B (en) 1997-10-22 1997-10-22 Semiconductor production process capable of preventing the disappearance of alignment mark after chemical mechanical polishing
TW86115640 1997-10-22
US08/972,316 US5946583A (en) 1997-11-18 1997-11-18 Method for preventing alignment marks from disappearing after chemical mechanical polishing
US09/302,658 US6010945A (en) 1997-10-22 1999-04-30 Method for preventing alignment marks from disappearing after chemical mechanical polishing

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/972,316 Division US5946583A (en) 1997-10-22 1997-11-18 Method for preventing alignment marks from disappearing after chemical mechanical polishing

Publications (1)

Publication Number Publication Date
US6010945A true US6010945A (en) 2000-01-04

Family

ID=25519511

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/972,316 Expired - Lifetime US5946583A (en) 1997-10-22 1997-11-18 Method for preventing alignment marks from disappearing after chemical mechanical polishing
US09/302,658 Expired - Lifetime US6010945A (en) 1997-10-22 1999-04-30 Method for preventing alignment marks from disappearing after chemical mechanical polishing

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/972,316 Expired - Lifetime US5946583A (en) 1997-10-22 1997-11-18 Method for preventing alignment marks from disappearing after chemical mechanical polishing

Country Status (1)

Country Link
US (2) US5946583A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6093640A (en) * 1999-01-11 2000-07-25 Taiwan Semiconductor Manufacturing Company Overlay measurement improvement between damascene metal interconnections
US6137186A (en) * 1996-08-02 2000-10-24 Micron Technology, Inc. Semiconductor wafer, wafer alignment patterns and method of forming wafer alignment patterns
US6181018B1 (en) * 1998-06-12 2001-01-30 Nec Corporation Semiconductor device
US6501189B1 (en) * 1998-12-30 2002-12-31 Samsung Electronics Co., Ltd. Alignment mark of semiconductor wafer for use in aligning the wafer with exposure equipment, alignment system for producing alignment signals from the alignment mark, and method of determining the aligned state of a wafer from the alignment mark
US20030138709A1 (en) * 2001-11-09 2003-07-24 Burbank Daniel P. Wafer fabrication having improved laserwise alignment recovery
US6677682B1 (en) * 2000-01-28 2004-01-13 Renesas Technology Corp. Multilayer interconnection structure including an alignment mark
US20060017180A1 (en) * 2004-07-26 2006-01-26 Chandrasekhar Sarma Alignment of MTJ stack to conductive lines in the absence of topography
US20060024923A1 (en) * 2004-08-02 2006-02-02 Chandrasekhar Sarma Deep alignment marks on edge chips for subsequent alignment of opaque layers
US7416674B2 (en) * 2001-11-08 2008-08-26 Axsun Technologies, Inc. Method for fabricating micro optical elements using CMP
US20080315373A1 (en) * 2007-06-25 2008-12-25 Macronix International Co., Ltd. Method of enabling alignment of wafer in exposure step of ic process after uv-blocking metal layer is formed over the whole wafer
US20090224360A1 (en) * 2008-03-04 2009-09-10 Samsung Electronics Co., Ltd. Semiconductor integrated circuit device and method of fabricating the same
US20090243123A1 (en) * 2008-04-01 2009-10-01 Texas Instruments Incorporated Increasing Exposure Tool Alignment Signal Strength for a Ferroelectric Capacitor Layer
US20100320613A1 (en) * 2004-03-25 2010-12-23 Infineon Technologies Ag Integrated circuit arrangement with an auxiliary indentation, particularly with aligning marks

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2947196B2 (en) * 1997-01-23 1999-09-13 日本電気株式会社 Semiconductor substrate and method of manufacturing semiconductor device
US6043133A (en) * 1998-07-24 2000-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method of photo alignment for shallow trench isolation chemical-mechanical polishing
US6838217B1 (en) * 2002-06-06 2005-01-04 Taiwan Semiconductor Manufacturing Company Define overlay dummy pattern in mark shielding region to reduce wafer scale error caused by metal deposition

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5401691A (en) * 1994-07-01 1995-03-28 Cypress Semiconductor Corporation Method of fabrication an inverse open frame alignment mark
US5801090A (en) * 1997-04-25 1998-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method of protecting an alignment mark in a semiconductor manufacturing process with CMP
US5911108A (en) * 1997-01-29 1999-06-08 Integrated Device Technology, Inc. Method for protecting an alignment mark on a semiconductor substrate during chemical mechanical polishing and the resulting structure

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5401691A (en) * 1994-07-01 1995-03-28 Cypress Semiconductor Corporation Method of fabrication an inverse open frame alignment mark
US5640053A (en) * 1994-07-01 1997-06-17 Cypress Semiconductor Corp. Inverse open frame alignment mark and method of fabrication
US5911108A (en) * 1997-01-29 1999-06-08 Integrated Device Technology, Inc. Method for protecting an alignment mark on a semiconductor substrate during chemical mechanical polishing and the resulting structure
US5801090A (en) * 1997-04-25 1998-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method of protecting an alignment mark in a semiconductor manufacturing process with CMP

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6137186A (en) * 1996-08-02 2000-10-24 Micron Technology, Inc. Semiconductor wafer, wafer alignment patterns and method of forming wafer alignment patterns
US6605516B2 (en) 1996-08-02 2003-08-12 Mark E. Jost Semiconductor wafer, wafer alignment patterns and method of forming wafer alignment patterns
US6181018B1 (en) * 1998-06-12 2001-01-30 Nec Corporation Semiconductor device
US7038777B2 (en) 1998-12-30 2006-05-02 Samsung Electronics Co., Ltd. Semiconductor wafer bearing alignment mark for use in aligning the wafer with exposure equipment, alignment system for producing alignment signals from the alignment mark, and method of determining the aligned state of a wafer from the alignment mark
US6501189B1 (en) * 1998-12-30 2002-12-31 Samsung Electronics Co., Ltd. Alignment mark of semiconductor wafer for use in aligning the wafer with exposure equipment, alignment system for producing alignment signals from the alignment mark, and method of determining the aligned state of a wafer from the alignment mark
US20030053060A1 (en) * 1998-12-30 2003-03-20 Young-Chang Kim Semiconductor wafer bearing alignment mark for use in aligning the wafer with exposure equipment, alignment system for producing alignment signals from the alignement mark, and method of determining the aligned state of a wafer from the alignemnt mark
US6093640A (en) * 1999-01-11 2000-07-25 Taiwan Semiconductor Manufacturing Company Overlay measurement improvement between damascene metal interconnections
US6677682B1 (en) * 2000-01-28 2004-01-13 Renesas Technology Corp. Multilayer interconnection structure including an alignment mark
US7416674B2 (en) * 2001-11-08 2008-08-26 Axsun Technologies, Inc. Method for fabricating micro optical elements using CMP
US20030138709A1 (en) * 2001-11-09 2003-07-24 Burbank Daniel P. Wafer fabrication having improved laserwise alignment recovery
US20100320613A1 (en) * 2004-03-25 2010-12-23 Infineon Technologies Ag Integrated circuit arrangement with an auxiliary indentation, particularly with aligning marks
US8901737B2 (en) * 2004-03-25 2014-12-02 Infineon Technologies Ag Integrated circuit arrangement with an auxiliary indentation, particularly with aligning marks
US7223612B2 (en) * 2004-07-26 2007-05-29 Infineon Technologies Ag Alignment of MTJ stack to conductive lines in the absence of topography
US20060017180A1 (en) * 2004-07-26 2006-01-26 Chandrasekhar Sarma Alignment of MTJ stack to conductive lines in the absence of topography
US20060024923A1 (en) * 2004-08-02 2006-02-02 Chandrasekhar Sarma Deep alignment marks on edge chips for subsequent alignment of opaque layers
US7442624B2 (en) 2004-08-02 2008-10-28 Infineon Technologies Ag Deep alignment marks on edge chips for subsequent alignment of opaque layers
US20080315373A1 (en) * 2007-06-25 2008-12-25 Macronix International Co., Ltd. Method of enabling alignment of wafer in exposure step of ic process after uv-blocking metal layer is formed over the whole wafer
US7880274B2 (en) * 2007-06-25 2011-02-01 Macronix International Co., Ltd. Method of enabling alignment of wafer in exposure step of IC process after UV-blocking metal layer is formed over the whole wafer
US20090224360A1 (en) * 2008-03-04 2009-09-10 Samsung Electronics Co., Ltd. Semiconductor integrated circuit device and method of fabricating the same
US20090243123A1 (en) * 2008-04-01 2009-10-01 Texas Instruments Incorporated Increasing Exposure Tool Alignment Signal Strength for a Ferroelectric Capacitor Layer
US8466569B2 (en) * 2008-04-01 2013-06-18 Texas Instruments Incorporated Increasing exposure tool alignment signal strength for a ferroelectric capacitor layer

Also Published As

Publication number Publication date
US5946583A (en) 1999-08-31

Similar Documents

Publication Publication Date Title
US6261918B1 (en) Method for creating and preserving alignment marks for aligning mask layers in integrated circuit manufacture
US6010945A (en) Method for preventing alignment marks from disappearing after chemical mechanical polishing
US6080636A (en) Photolitography alignment mark manufacuturing process in tungsten CMP metallization
US5786260A (en) Method of fabricating a readable alignment mark structure using enhanced chemical mechanical polishing
US5503962A (en) Chemical-mechanical alignment mark and method of fabrication
US6020263A (en) Method of recovering alignment marks after chemical mechanical polishing of tungsten
US5958800A (en) Method for post planarization metal photolithography
US5747380A (en) Robust end-point detection for contact and via etching
US6448176B1 (en) Dual damascene processing for semiconductor chip interconnects
US6077773A (en) Damascene process for reduced feature size
US5933744A (en) Alignment method for used in chemical mechanical polishing process
US5904563A (en) Method for metal alignment mark generation
JP3297359B2 (en) Method for planarizing semiconductor wafer
EP0697723A2 (en) A process for metallization of an insulator layer
US5923996A (en) Method to protect alignment mark in CMP process
EP0311627B1 (en) Planarized process for forming vias in silicon wafers
US6465897B1 (en) Method for photo alignment after CMP planarization
JPH0745616A (en) Manufacture of semiconductor device
US5801090A (en) Method of protecting an alignment mark in a semiconductor manufacturing process with CMP
US6767825B1 (en) Etching process for forming damascene structure of the semiconductor
US5057186A (en) Method of taper-etching with photoresist adhesion layer
US5858854A (en) Method for forming high contrast alignment marks
US6080659A (en) Method to form an alignment mark
US5981352A (en) Consistent alignment mark profiles on semiconductor wafers using fine grain tungsten protective layer
US6121111A (en) Method of removing tungsten near the wafer edge after CMP

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12