US5327430A - Circuit arrangement for bit rate adaptation - Google Patents

Circuit arrangement for bit rate adaptation Download PDF

Info

Publication number
US5327430A
US5327430A US07993259 US99325992A US5327430A US 5327430 A US5327430 A US 5327430A US 07993259 US07993259 US 07993259 US 99325992 A US99325992 A US 99325992A US 5327430 A US5327430 A US 5327430A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
address counter
read
circuit
bit rate
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07993259
Inventor
Ralph Urbansky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia of America Corp
Original Assignee
US Philips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/07Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S370/00Multiplex communications
    • Y10S370/914Rate converter

Abstract

A circuit arrangement for adapting the bit rates of two signals to each other comprises an elastic store (6). The useful data of a first frame-structured signal are written into this store (6) by means of a write address counter (7) and read out again by means of a read address counter (8). A phase comparator (16) is used for comparing the counts of these counters (7, 8). In order to largely avoid jitter in the signal that has been read, the read address counter (8) and the phase comparator (16) are incorporated in a control circuit that controls the clock for the read address counter (8). In this control circuit the output signal of the phase comparator (16) is the control error. The controlled system (17) of the control circuit consists of a controllable oscillator circuit with whose output signal and read address counter (8) is clocked. In order to avoid stationary phase shifts with a constant frequency shift, a controller (18) having a PI behavior (PI=proportionality and integration) is used.

Description

This is a continuation of application Ser. No. 07/628,799, filed on Dec. 17, 1990, now patented U.S. Pat. No. 5,195,088.

BACKGROUND OF THE INVENTION Field of the Invention

The invention relates to a circuit arrangement for adapting the bit rates of two signals to each other, which arrangement comprises an elastic store into which the useful data of a frame-structured first signal are written with the aid of a write address counter and read out again with the aid of a read address counter, and further comprises a phase comparator for comparing the counts of these counters.

A circuit arrangement of this type is disclosed in German Patent Application DE-A-39 20 391 (filing date: Jan. 22, 1989); in digital transmission systems this arrangement is necessary for recovering the frame-structured useful data as plesiochronous data signals. Therefore, only the useful data are written into the elastic store because the counter is stopped during all other data in the signal and the count of the write address counter denotes the addresses at which useful data are stored in the elastic store. Accordingly, the count of the read address counter denotes the addresses of the memory locations from which the useful data can be read out again.

Reading the useful data is to be effected in a manner such that the deviations from the nominal bit rate of the recovered presiochronous signal remain within the prescribed tolerance limits. A correction of the reading speed within these tolerance limits is necessary, for example, to prevent the elastic store from overflowing. Therefore, the counts of the two counters are to be monitored. The phase comparator, which produces the difference between the counts or a value equivalent thereto, is used for this monitoring. If the output signal of the phase comparator is used as a control error for a customary phase-locked loop, by means of which loop the clock for the read address counter is generated, this has the advantage that with large abrupt control errors the read clock and also the presiochronous signal will be affected by a strong jitter.

Such control errors occur, for example, when the useful data are transmitted in a Synchronous Transport Module-1 (further details below). The write address counter must then be stopped for several bytes; thus it runs highly erratically. This erratic operation is also reflected in the control error resulting in the above mentioned disadvantageous consequences for the presiochronous signal.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a circuit arrangement having the characteristic features mentioned in the opening paragraph, in which jitter in the clock for the read address counter is largely avoided.

This object is achieved in that the read address counter and the phase comparator are constituent parts of a control loop by means of which the clock for the read address counter is controlled. The output signal of the phase comparator is applied to a control circuit as a control error, and a controllable oscillator circuit is provided as a controlled circuit for producing a read data signal by means of which the read address counter is clocked.

Such control of the clock for the read address counter is advantageous in that relatively large frequency shifts of the oscillator circuit can be produced.

A first advantageous embodiment has the feature that a phase-locked loop (PLL) whose input signal is proportional to the control error of the control loop serves as a controllable oscillator circuit. This embodiment renders the control loop more insensitive to disturbances.

In a further advantageous embodiment the controller comprises at least one non-linear amplifying element by means of which large control errors are amplified more than proportionally. Such a non-linear element provides an accelerated stabilization of large control errors.

If a PI behaviour (PI=proportionality and integration) is provided by the controller, stationary phase shifts due to a constant frequency shift are avoided.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be further explained with reference to the drawing Figures and an exemplary embodiment, in which:

FIG. 1 shows a diagrammatic representation of the frame structure of a Synchronous Transport Module-1 (STM-1) pursuant to the CCITT Recommendations digital data transmission; and

FIG. 2 shows a clocked data rate adaptation circuit arrangement having characteristic features according to the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the diagrammatic representation of an STM-1 data frame as shown in FIG. 1 all binary information of the frame is subdivided into rows. The frame consists of nine rows as can be understood from the numbers on the left in FIG. 1. Each row contains 270 bytes denoted by the number at the top of FIG. 1. The whole frame is subdivided into three areas (for details compare, for example, CCITT Recommendations G.707, G.708, G.709, Blue Book Geneva 1988).

The first area consists of the actual useful information, included in a defined unit of data storage denoted as a virtual container VC4, which is also represented in FIG. 1 by way of rows. Each row of the virtual container VC4 consists of 261 bytes; each of the rows is headed by one-bye long control information J1, B3, C2 . . . Z5. The remaining bytes of the container VC4 of the 18 fixed stuff bytes, a single special byte containing six useful bits, one fixed and one justification opportunity bit, and 241 useful bytes. The justification indications for the justification opportunity bits are contained in five of the fixed stuff bytes.

The second area of the frame is the section overhead SOH filling the first nine bytes of specific frame rows. This area contains bytes used, for example, for frame alignment, error monitoring and network management.

The third area is the pointer area PTR of the administration unit AU-4. Here there are bytes which, inter alia, denote the position of the virtual container VC4 within a frame. This position is not fixed and neither is it linked with the frame structure, i.e. the container can commence in one frame and terminate in a second frame. Furthermore, the pointer row provides place for six bytes used for clock alignment and which in exceptional cases in taken up either by meaningless stuffing bytes (positive byte justification) or taken up all by additional useful information bytes (negative byte justification). As a rule, three bytes containing justification bits and three bytes containing information bits are present. The justification indication for this byte justification is also contained in the pointer area.

The overall frame period is 125 μs; this corresponds to a 155.52 Mbit/s bit rate.

The main components of the circuit in accordance with the invention as shown in FIG. 2 are a buffer memory 6, a write address counter 7, a read address counter 8, a frame counter 12 and a control loop comprising the circuit units 8, 16, 18, 19 and 17 as will be further explained herein below. The count of the write address counter 7 and the count of the read address counter 8 are compared to each other by means of a comparator 16 whose output signal constitutes the control error of the aforementioned control loop. This control loop controls the read clock signal T2 for the read address counter 8 with which the bits are read from the buffer memory 6. The nominal bit rate of the clock T2 is 129.264 MHz.

Two requirements are attached to a change of this clock. First that, when possible, the distance between write and read addresses is equal to a predetermined distance during the entire operation of the circuit arrangement and second that the deviation of the read clock T2 from 139.264 MHz remains within prescribed boundaries (±15 ppm). How these two requirements are fulfilled simultaneously in accordance with the invention will now be explained in detail.

A CMI encoded input signal structured in STM-1 frames is applied to a clock recovery circuit 1 and a receive interface 2. The receive interface 2 produces a binary encoded input signal from the CMI encoded signal and the clock recovery circuit generates the bit clock T1 necessary for the binary signal. All clock dependent building blocks of the circuit according to FIG. 2 are timed with this bit clock T1 unless not expressly stated otherwise.

A comparator 3 transmits a pulse to the set input of the frame counter 12 over a line 3a in response to the frame alignment codeword in a signal on a line 2a.

The frame counter 12 counts all bits of a frame and produces one-bit long pulses at its outputs 12a to 12d when it passes through predetermined counts. Comparator circuits producing such pulses are denoted by reference characters 12A to 12D. Their internal structures will be obvious from the operation details. This also holds for all further building blocks which are only characterized by their mode of operation.

An evaluation circuit 4 evaluates the justification indication for bytes contained in the pointer area. This information indicates that at a subsequent and predetermined position of the frame there has been performed a positive or negative justification at the transmit end. If, contrary to the rule, there has been a positive byte justification, a logic "one" will be produced on line 4a for the duration of one frame, which logic value will affect a NAND-gate 9 in a manner such that its output moves to a logic "zero" when the comparator circuit 12A establishes that the frame counter is reading those bits belong to the justified byte.

By means of the output signal of the NAND-gate 9 the write address counter 7 is stopped so that the justified bytes are not also written into the buffer memory 6. If, contrary to the rule, there has been a negative justification, the appropriate bytes will contain useful information bits and the write address counter 7 will have to proceed so that also these bytes are written into the buffer memory 6. In that case the evaluation circuit 4 produces at its output 4b a logic "one" which, together with an AND-gate 10, the comparator circuit 12B and the logic contained in the write address counter, causes the counter to continue counting without any complications. The logic in the write address counter 7 consists of an AND-gate that has three inputs and an OR-gate that has two inputs, its first input being connected to the output of the AND-gate 10 and its second input being connected to the output of the AND-gate included in the write address counter 7.

Since an ATM-1 frame also comprises single justification bit positions which may be occupied by a useful information bit or a stuffing bit, a second evaluation circuit 5 is provided which evaluates the justification indication for these single bits. If justification has taken place, the evaluation circuit 5 will apply a full row of logic "ones" to an input of a NAND-gate 11, whose other input is connected to the output of the comparator circuit 12C by means of line 12C. The comparator circuit 12C produces a pulse when the frame counter has reached the position of the justification bit. This pulse sets the output of the NAND-gate 11 to logic "zero" and thus stops the write address counter 7 for one clock period, due to the connection to the AND-gate of the write address counter 7. If no justification has taken place, the write address counter will continue operating at the justification bit position.

All the bits or bytes that belong to the Overhead area or Pointer area and never contain useful information bits are not written into the buffer memory 6 either. The write address counter 7 is stopped at the positions concerned with means of the comparator circuit 12D and a line 12d leading to an input of the AND-gate included in the write address counter 7. At positions not usually containing useful information, the write address counter is also stopped by the comparator circuit 12D unless the continuation of the operation is not given priority to (compare above).

The addresses produced in binary bode by the read address counter 8 are first converted by an encoder 13 into the Gray-code, stored in a register 14 with the clock T1 and subsequently reconverted into the binary code by means of a decoder 15.

The purpose of using the Gray-code is that in this manner the fewest errors are made when the read addresses are aligned with clock T1. The alignment is necessary for the subtraction performed by the phase comparator 16; the latter forms the difference between the counts of the counters 7 and 8 shifted by the prescribed nominal distance between write and read addresses. If its output signal is "zero", the write and read addresses have their prescribed nominal distance.

A control circuit 18 is arranged in a manner such that it is capable of directly processing the binary encoded row deviations signified by the control error signal from phase comparator 16. It comprises two branches, a first branch including a non-linear amplifier element 18A and an accumulator 18B, 18C and also a second branch that includes a non-linear amplifier element 18E. The first branch determines the I-behaviour (I=integration) and the second branch the P-behaviour (P=proportionality) of the control circuit. The signals of the two branches are added together by means of an adder 18F.

The two non-linear amplifier elements 18A and 18E amplify large values of row deviation more than proportionally, which results in that large row deviations are more rapidly corrected by the read clock T2. It has proved to be favourable to allow the disporportionality for the I-branch to be considerably larger than for the P-branch.

In the exemplary embodiment the controlled circuit 17 of the control loop is a phase-locked loop comprising circuit units 17A, 17B, 17C and 17D. The unit 17B is the phase comparator of the phase-locked loop and the module 17C comprises, inter alia, the voltage-controlled oscillator of the phase-locked loop and possibly filters. The dividers 17A and 17D divide the controlled variable and the controllable variable of the phase-locked loop at a 1:16 ratio.

Since only variable frequency pulse sequences are used as the controlling variable for the phase-locked loop, the output signal of the adder 18F is converted or transformed into a variable frequency pulse sequence by an accumulator circuit 19 (sigma-delta-modulator). In an adder 19A the output data of the adder 18F and those of a register 19B are added together and--except for a carry--written into the register once again. The frequency of the carry pulses sequence via conduction 20 is proportional to the magnitude of the accumulated numbers in adder 18F.

In other words, the frequency of the sequence of carry pulses, which via line 20 serve as input to the PLL 17, is proportional to the number of adder 19A overflows per unit of time, and said number of overflows is in turn proportional to the magnitude of the output signal of the adder 18F, which is each time supplied to the accumulator 19.

Claims (3)

I claim:
1. A circuit arrangement for converting the bit rate of a frame structured input signal to a predetermined nominal bit rate, each frame of said input signal including data bits and auxiliary bits; said circuit arrangement comprising:
an elastic store for receiving and storing data bits of the input signal;
a write address counter for writing data bits of said input signal into said elastic store at the bit rate of said signal, keeping count of the data bits written therein;
a read address counter for reading-out the stored data bits and keeping count thereof, read-out being at a bit rate in accordance with a read clock supplied to said read address counter;
a phase comparator for determining the distance between the counts of said write address counter and said read address counter, and producing a control error signal corresponding to such distance;
a control circuit responsive to said control error signal to produce a frequency control signal;
a transformation circuit for transforming the frequency control signal into a pulse sequence with variable frequency; and
a read clock generating circuit for supplying said read clock to said read address counter substantially at said predetermined nominal bit rate, said read-clock generating circuit comprising an oscillator for receiving said pulse sequence and being controlled thereby to vary the bit rate of the read clock relative to said predetermined nominal bit rate in accordance with said pulse sequence; and
said phase comparator, control circuit, read clock generating circuit and write address circuit constituting a control loop whereby the bit rate of the read clock is controlled so as to rapidly restore the distance between the counts of said write address counter and said read address counter to a desired value in the event of abrupt departures from such desired value due to abrupt changes in the bit rate of said input signal.
2. The circuit of claim 1 wherein the transformation circuit comprises an accumulator for periodically adding the frequency control signal to the content of the accumulator and wherein the pulse sequence comprises pulses generated by the accumulator during overflow.
3. The circuit of claim 1, wherein the read clock generating circuit comprises a phase-locked loop.
US07993259 1989-12-23 1992-12-18 Circuit arrangement for bit rate adaptation Expired - Lifetime US5327430A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE3942883 1989-12-23
DE19893942883 DE3942883A1 (en) 1989-12-23 1989-12-23 A circuit arrangement for bit rate adjustment
US07628799 US5195088A (en) 1989-12-23 1990-12-17 Circuit arrangement for bit rate adaptation
US07993259 US5327430A (en) 1989-12-23 1992-12-18 Circuit arrangement for bit rate adaptation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07993259 US5327430A (en) 1989-12-23 1992-12-18 Circuit arrangement for bit rate adaptation

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07628799 Continuation US5195088A (en) 1989-12-23 1990-12-17 Circuit arrangement for bit rate adaptation

Publications (1)

Publication Number Publication Date
US5327430A true US5327430A (en) 1994-07-05

Family

ID=6396388

Family Applications (2)

Application Number Title Priority Date Filing Date
US07628799 Expired - Fee Related US5195088A (en) 1989-12-23 1990-12-17 Circuit arrangement for bit rate adaptation
US07993259 Expired - Lifetime US5327430A (en) 1989-12-23 1992-12-18 Circuit arrangement for bit rate adaptation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US07628799 Expired - Fee Related US5195088A (en) 1989-12-23 1990-12-17 Circuit arrangement for bit rate adaptation

Country Status (4)

Country Link
US (2) US5195088A (en)
EP (1) EP0435384B1 (en)
JP (1) JPH06237236A (en)
DE (1) DE3942883A1 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5425061A (en) * 1993-06-07 1995-06-13 Texas Instruments Incorporated Method and apparatus for bit stream synchronization
US5537447A (en) * 1993-08-10 1996-07-16 Lucent Technologies Inc. Synchronous transmission system for carrying multiplexed signals
US5550876A (en) * 1993-08-28 1996-08-27 Lucent Technologies Inc. Measuring device for a synchronous transmission system
US6061411A (en) * 1995-12-22 2000-05-09 Compaq Computer Corporation Method and apparatus for synchronizing a serial bus clock to a serial bus function clock
US6067304A (en) * 1997-03-12 2000-05-23 Nec Corporation No-hit switching apparatus
US6229863B1 (en) 1998-11-02 2001-05-08 Adc Telecommunications, Inc. Reducing waiting time jitter
US6240106B1 (en) * 1995-05-05 2001-05-29 Marconi Communications Limited Retiming arrangement for SDH data transmission system
US6389553B1 (en) * 1998-05-26 2002-05-14 Nortel Networks Limited Redundant link delay maintenance circuit and method
US20040170243A1 (en) * 2003-02-27 2004-09-02 Gordon Old Control loop apparatus and method therefor
US6816934B2 (en) 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6819725B1 (en) * 2000-08-21 2004-11-16 Pmc-Sierra, Inc. Jitter frequency shifting Δ-Σ modulated signal synchronization mapper
US6819732B1 (en) * 2000-08-22 2004-11-16 Creative Technology Ltd. Asynchronous sample rate estimation using reciprocal frequency error minimization
US20040228411A1 (en) * 2003-05-12 2004-11-18 Sony Corporation Method and system for decoder clock control in presence of jitter
US20050002336A1 (en) * 2001-12-21 2005-01-06 Arild Wego Rate adaption within a tdm switch using bit stuffing
US20060268912A1 (en) * 2005-05-24 2006-11-30 Read Christopher J System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video
US9680634B2 (en) 2010-03-31 2017-06-13 Commscope Technologies Llc Synchronous transfer of streaming data in a distributed antenna system

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4027967A1 (en) * 1990-09-04 1992-03-05 Philips Patentverwaltung Justification for an arrangement for bit rate adjustment
US5774509A (en) * 1990-12-21 1998-06-30 Alcatel Telettra S.P.A. Method for the reduction of phase noise introduced by the SDH network (Synchronous Digital Hierarchy Network) by pointer justification and integrated circuits for the implementation of the method
DE4104238A1 (en) * 1991-02-12 1992-08-13 Siemens Ag A method for receiving and delivering rahmenkoepfen by and for STM-1 signals in a section overhead server of a network node
US5638411A (en) * 1991-05-23 1997-06-10 Mitsubishi Denki Kabushiki Kaisha Stuff bit synchronization system
DE4127579A1 (en) * 1991-08-21 1993-02-25 Standard Elektrik Lorenz Ag Memory unit having an address generator
DE69227820D1 (en) * 1991-10-10 1999-01-21 Nec Corp Sonet DS-N desynchronization
JPH05168073A (en) * 1991-12-19 1993-07-02 Mitsubishi Electric Corp Device for inserting and extracting common line signal
JPH05199199A (en) * 1992-01-20 1993-08-06 Fujitsu Ltd Stuff synchronization control system
DE4205623B4 (en) * 1992-02-25 2006-06-29 Philips Intellectual Property & Standards Gmbh line terminal
DE69329310T2 (en) * 1992-05-29 2001-01-18 Nec Corp SDH radio communication system and transmitting / receiving device for this purpose
DE4437136A1 (en) * 1994-10-18 1996-04-25 Philips Patentverwaltung Transmission system having a control loop
JP2923902B2 (en) * 1995-01-20 1999-07-26 日本電気株式会社 Clock generator
WO1997035394A1 (en) * 1996-03-19 1997-09-25 Ascom Timeplex Trading Ag Wideband tracking digital locked loop
DE19732943A1 (en) * 1997-07-31 1999-02-04 Alsthom Cge Alcatel Procedures and component to compensate for frequency and phase fluctuations
DE19802001C1 (en) * 1998-01-20 1999-09-02 Siemens Ag Digitally controlled circuit for reducing the phase modulation of a signal
US6629251B1 (en) * 1999-10-20 2003-09-30 Applied Micro Circuits Corporation Elastic store circuit with vernier clock delay
DE10238043B3 (en) * 2002-08-20 2004-01-08 Siemens Ag Arrangement and method for obtaining a Nutzdatentaktes an inserted into the pulse frame data signal

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072826A (en) * 1975-04-18 1978-02-07 Scholeman-Siemag Aktiengesellschaft Pulse stuffing demand generating device
US4224481A (en) * 1975-03-10 1980-09-23 Eli S. Jacobs Compression and expansion circuitry for a recording and playback system
US4764942A (en) * 1985-07-12 1988-08-16 Nec Corporation Slip control in a plesiochronous buffer circuit to reduce distortion of two kinds of data signals
US4791652A (en) * 1987-06-04 1988-12-13 Northern Telecom Limited Synchronization of asynchronous data signals
US4811340A (en) * 1986-05-29 1989-03-07 Northern Telecom Limited Synchronization of asynchronous data signals
US4888564A (en) * 1987-11-06 1989-12-19 Victor Company Of Japan, Ltd. Phase-locked loop circuit
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3315372C2 (en) * 1983-04-28 1988-12-22 Philips Patentverwaltung Gmbh, 2000 Hamburg, De
US4574254A (en) * 1984-05-24 1986-03-04 At&T Bell Laboratories Phase-lock loop circuit providing very fast acquisition time
DE3525567C2 (en) * 1985-07-15 1987-10-15 Krone Ag, 1000 Berlin, De
DE3806461A1 (en) * 1988-03-01 1989-09-14 Licentia Gmbh Split-loop filter

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4224481A (en) * 1975-03-10 1980-09-23 Eli S. Jacobs Compression and expansion circuitry for a recording and playback system
US4072826A (en) * 1975-04-18 1978-02-07 Scholeman-Siemag Aktiengesellschaft Pulse stuffing demand generating device
US4764942A (en) * 1985-07-12 1988-08-16 Nec Corporation Slip control in a plesiochronous buffer circuit to reduce distortion of two kinds of data signals
US4811340A (en) * 1986-05-29 1989-03-07 Northern Telecom Limited Synchronization of asynchronous data signals
US4791652A (en) * 1987-06-04 1988-12-13 Northern Telecom Limited Synchronization of asynchronous data signals
US4888564A (en) * 1987-11-06 1989-12-19 Victor Company Of Japan, Ltd. Phase-locked loop circuit
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"The Art of Electronics", (2nd Ed.), published by Cambridge University Press, 1989, pp. 641, 644 and 647.
The Art of Electronics , (2nd Ed.), published by Cambridge University Press, 1989, pp. 641, 644 and 647. *

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5425061A (en) * 1993-06-07 1995-06-13 Texas Instruments Incorporated Method and apparatus for bit stream synchronization
US5537447A (en) * 1993-08-10 1996-07-16 Lucent Technologies Inc. Synchronous transmission system for carrying multiplexed signals
US5550876A (en) * 1993-08-28 1996-08-27 Lucent Technologies Inc. Measuring device for a synchronous transmission system
US6240106B1 (en) * 1995-05-05 2001-05-29 Marconi Communications Limited Retiming arrangement for SDH data transmission system
US6061411A (en) * 1995-12-22 2000-05-09 Compaq Computer Corporation Method and apparatus for synchronizing a serial bus clock to a serial bus function clock
US6067304A (en) * 1997-03-12 2000-05-23 Nec Corporation No-hit switching apparatus
US6389553B1 (en) * 1998-05-26 2002-05-14 Nortel Networks Limited Redundant link delay maintenance circuit and method
US20050033893A1 (en) * 1998-09-03 2005-02-10 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US20060031621A1 (en) * 1998-09-03 2006-02-09 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US7587542B2 (en) 1998-09-03 2009-09-08 Hewlett-Packard Development Company, L.P. Device adapted to send information in accordance with a communication protocol
US7099986B2 (en) 1998-09-03 2006-08-29 Hewlett-Packard Development Company, L.P. High speed peripheral interconnect apparatus, method and system
US7464207B2 (en) 1998-09-03 2008-12-09 Hewlett-Packard Development Company, L.P. Device operating according to a communication protocol
US20050273534A1 (en) * 1998-09-03 2005-12-08 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US6415006B2 (en) 1998-11-02 2002-07-02 Adc Telecommunications, Inc. Reducing waiting time jitter
US6229863B1 (en) 1998-11-02 2001-05-08 Adc Telecommunications, Inc. Reducing waiting time jitter
US6819725B1 (en) * 2000-08-21 2004-11-16 Pmc-Sierra, Inc. Jitter frequency shifting Δ-Σ modulated signal synchronization mapper
US6819732B1 (en) * 2000-08-22 2004-11-16 Creative Technology Ltd. Asynchronous sample rate estimation using reciprocal frequency error minimization
US6816934B2 (en) 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US20050002336A1 (en) * 2001-12-21 2005-01-06 Arild Wego Rate adaption within a tdm switch using bit stuffing
US7372862B2 (en) * 2001-12-21 2008-05-13 Telefonaktiebolaget L M Ericsson (Publ) Rate adaption within a TDM switch using bit stuffing
US7039145B2 (en) * 2003-02-27 2006-05-02 Agilent Technologies, Inc. Control loop apparatus and method therefor
US20040170243A1 (en) * 2003-02-27 2004-09-02 Gordon Old Control loop apparatus and method therefor
US20040228411A1 (en) * 2003-05-12 2004-11-18 Sony Corporation Method and system for decoder clock control in presence of jitter
US20060268912A1 (en) * 2005-05-24 2006-11-30 Read Christopher J System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video
US7751436B2 (en) 2005-05-24 2010-07-06 Sony Corporation System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video
US9680634B2 (en) 2010-03-31 2017-06-13 Commscope Technologies Llc Synchronous transfer of streaming data in a distributed antenna system
US10027469B2 (en) 2010-03-31 2018-07-17 Commscope Technologies Llc Synchronous transfer of streaming data in a distributed antenna system

Also Published As

Publication number Publication date Type
EP0435384A3 (en) 1992-08-26 application
US5195088A (en) 1993-03-16 grant
JPH06237236A (en) 1994-08-23 application
EP0435384B1 (en) 1996-07-03 grant
DE3942883A1 (en) 1991-06-27 application
EP0435384A2 (en) 1991-07-03 application

Similar Documents

Publication Publication Date Title
US6741109B1 (en) Method and apparatus for switching between input clocks in a phase-locked loop
US4694472A (en) Clock adjustment method and apparatus for synchronous data communications
US5258999A (en) Circuit and method for receiving and transmitting control and status information
US4030045A (en) Digital double differential phase-locked loop
US4280099A (en) Digital timing recovery system
US4975930A (en) Digital phase locked loop
US3781818A (en) Data block multiplexing system
US5666351A (en) Method for disassembling and assembling frame structures containing pointers
EP0622918A2 (en) Method and apparatus for adaptive clock recovery
US4270183A (en) Data dejittering apparatus
US5956347A (en) Digital telecommunications transmission systems
US4744082A (en) Multiplexer apparatus having nBmB coder
US5268936A (en) Synchronous digital signal to asynchronous digital signal desynchronizer
US5367545A (en) Asynchronous signal extracting circuit
US5737570A (en) Memory unit including an address generator
US5673004A (en) Method and circuit for controlling digital processing phase-locked loop for network synchronization
US4215430A (en) Fast synchronization circuit for phase locked looped decoder
US5168494A (en) Method for transmitting a digital broadband signal in a tributary unit concatenation via a network of a synchronous digital multiplex hierarchy
US3893072A (en) Error correction system
US4245340A (en) Data link for digital channel bank systems
US20080075113A1 (en) Multi-rate transparent mux for optical communications networks
US5604773A (en) Desynchronizer and method for suppressing pointer jitter in a desynchronizer
US6157659A (en) Method of and apparatus for multiplexing and demultiplexing digital signal streams
US6966009B1 (en) System and method for aligning data in a network environment
US6157658A (en) Pointer processing apparatus, POH terminating process apparatus, method of POH terminating process and pointer/POH terminating process apparatus in SDH transmission system

Legal Events

Date Code Title Description
AS Assignment

Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:U.S. PHILIPS CORPORATION;REEL/FRAME:007854/0516

Effective date: 19960403

Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:U.S. PHILIPS CORPORATION;REEL/FRAME:007881/0513

Effective date: 19960403

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12