US5315153A - Packages for semiconductor integrated circuit - Google Patents

Packages for semiconductor integrated circuit Download PDF

Info

Publication number
US5315153A
US5315153A US07/689,902 US68990291A US5315153A US 5315153 A US5315153 A US 5315153A US 68990291 A US68990291 A US 68990291A US 5315153 A US5315153 A US 5315153A
Authority
US
United States
Prior art keywords
integrated circuit
semiconductor integrated
substrate
resin
coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/689,902
Inventor
Yuji Nagai
Eiki Tanikawa
Hisao Ohshima
Kazushige Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ENPLAS KK
Toyo Aluminum KK
Enplas Corp
Original Assignee
Toyo Aluminum KK
Enplas Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP1-254853 priority Critical
Priority to JP1254853A priority patent/JPH03116948A/en
Application filed by Toyo Aluminum KK, Enplas Corp filed Critical Toyo Aluminum KK
Priority to JP9000037 priority
Assigned to TOYO ALUMINIUM KABUSHIKI KAISHA, DAI-ICHI SEIKO CO., LTD., reassignment TOYO ALUMINIUM KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KATO, KAZUSHIGE, NAGAI, YUJI, OHSHIMA, HISAO, TANIKAWA, EIKI
Assigned to KABUSHIKI KAISHA ENPLAS reassignment KABUSHIKI KAISHA ENPLAS ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DAI-ICHI SEIKO CO., LTD.
Publication of US5315153A publication Critical patent/US5315153A/en
Application granted granted Critical
Anticipated expiration legal-status Critical
Application status is Expired - Fee Related legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

A ceramic package comprising an aluminum nitride substrate, an IC on the substrate, leads attached to the substrate, a metal cap covering the substrate, a resin layer for adhesion of the above elements, and a water-resistant coating on the inner surface of the resin layer.

Description

INDUSTRIAL FIELD OF THE INVENTION

The present invention relates to a package for semiconductor integrated circuit.

PRIOR ART AND PROBLEMS THEREOF

Conventional methods for fabricating a ceramics package generally comprise forming a specific wiring on green sheets, calcining the combination of green sheets, adhereing each lead to the side surface, bottom surface and other portions of the calcined package, electroplating the leads and the wiring portion, and sealing the package with a resin (see, e.g., Japanese Examined Utility Model Publication No. 8361/1984.).

However, such methods entail the following problems. The methods comprise a great number of steps and a low yield results at each step. For production of a package having many pins, the method involves more complicated steps, and thus entails difficulty in providing products at low costs.

On PLCC, flat packages and other thin packages including numerous pins, the water present in the resin used for sealing and the moisture in the air gradually permeate into IC chips, posing problems of, e.g., insufficiency in resistance to water.

Further disadvantageously, since it is necessary to calcine the green sheets at a high temperature of 1000° C. or higher, noble metal-based materials, rare earth type materials or like expensive materials must be used as materials for wiring.

For users' part, the following additional drawback exists. An expensive ceramics package must be used even when a high reliability and a high thermal conductivity among the characteristics of ceramics packages are not always needed, but only a high thermal conductivity is essentially utilized.

MEANS FOR SOLUTION OF THE PROBLEMS

We conducted extensive research in view of the foregoing current state of the prior art. Consequently, we found that the prior art problems can be considerably alleviated by the following technique. A lead frame or a flexible printing board is adhered to a ceramics substrate with a resin layer, a semiconductor integrated circuit is formed on the ceramics substrate in the conventional manner, and the hollow space surrounding the semiconductor integrated circuit is sealed with a cap.

The present invention provides a ceramics package for a semiconductor integrated circuit, the package comprising:

a ceramics substrate,

a semiconductor integrated circuit formed on the ceramics substrate,

a lead frame or a flexible printing board attached with a resin layer to the ceramics substrate, and

a hollow space surrounding the semiconductor integrated circuit which space is sealed with a cap.

EXAMPLES

The present invention will be described below in more detail with reference to the following embodiments which are shown in the accompanying drawings.

FIG. 1 is a sectional view schematically showing an embodiment of the package for semiconductor integrated circuit according to the invention;

FIG. 2 is a sectional view schematically showing another embodiment of the package for semiconductor integrated circuit according to the invention; and

FIG. 3 is a sectional view schematically showing a further embodiment of the package for semiconductor integrated circuit according to the invention.

In FIG. 1, a substrate 1 is made of ceramics and has fins 3 when so required. A lead frame 5 is adhered to the substrate 1 with a resin layer 7 to form a hollow space 15. The materials for the ceramics substrate 1 can be those known, and include, for example, aluminum nitride, alumina, boron nitride, beryllia, silicon nitride, etc. Usable as the material for the lead frame 5 are copper, copper alloy, iron, iron alloy (e.g. 42 alloy) and the like. Useful materials for the resin layer 7 can be those used for sealing a semiconductor device, such as epoxy resin, phenolic resin, polyimide resin, silicone resin, fluoro plastics, polybutadiene, polyester resin, polyphenylene sulfide resin, etc. An alternative to the lead frame 5 is a flexible printing board having wiring formed on a plastics sheet (e.g. polyimide sheet).

The ceramics substrate 1 to which the lead frame 5 is attached as above is transferred to a step for forming a semiconductor device. In this step, an IC chip 9 is fixed to a recess defined by the lead frame 5 on the ceramics substrate 1 and the IC chip 9 is brought into connection with the lead frame 5 by a thin wire of aluminum 11 as a bonding wire by a conventional method. Thereafter, for sealing the hollow space 15, a cap 13 made of a metal (e.g. nickel, 42 alloy, silver-plated copper plate or the like), ceramics, glass or resin is joined to the resin layer 7 with an adhesive (such as epoxy resin type adhesives) to form a package for semiconductor integrated circuit. Unlike the conventional resin-molded products, the hollow space 15 in the present invention serves as a barrier which prevents the permeation of moisture. If an inner wall portion 17 of the resin layer 7 which defines the hollow space 15 is coated with a water-resistant material, the water resistance of the package as a whole can be improved effectively. The coating of the water-resistant material is provided by forming an oxide ceramics layer by means of spray coating, a resin layer by the application of imide resin, silicone resin or the like, or a metal oxide layer by metal alkoxide method. When required, the end portion of the lead frame 5 may be folded as indicated by broken lines 5'.

The package for semiconductor integrated circuit according to the invention as shown in FIG. 2 is the same as that shown in FIG. 1 except that the substrate is a composite material composed of a thin ceramics layer 1b provided on a metal plate 1a. Accordingly, the term "ceramics substrate" used herein also means a composite material composed of a thin ceramics layer 1b formed on a metal plate 1a. Examples of the material for the metal plate 1a are aluminum, iron, copper, nickel, alloys of these metals, etc. Materials for the thin ceramics layer 1b can be those known, such as aluminum nitride, alumina, boron nitride, beryllia, silicon nitride, etc.

FIG. 3 shows an embodiment of the invention which exhibits excellent properties when used, in particular, as a package for an ultra high-frequency semiconductor integrated circuit. The properties of the package itself greatly affects the properties of the semiconductor integrated circuit. More specifically, the properties of the circuit are easily affected to a large extent by the dielectric constant of the material of the package and electrical resistance and impedance of the bonding wire used. Consequently, used as the material for the substrate 21 of the package as shown in FIG. 3 is aluminum nitride which has substantially the same coefficient of thermal expansion as the silicon used as a material for semiconductor and which possesses a low dielectric constant. Since the level of bonding location can be adjusted by interposing a spacer 23 made of a material low in dielectric constant (e.g. aluminum nitride), the length of the bonding wire 11 can be effectively shortened, whereby the circuit is less affected by the characteristics of the wire. More specifically, since the spacer 23 has dimensions so confined that the lead frame 5 is positioned slightly higher than the upper surface of the ultra high-frequency IC chip 9, the wire extends substantially straight over a minimized distance. In FIG. 3, an adhesive 25 (e.g. epoxy-type adhesive) is used to adhere the spacer 23 to the substrate 21 made of aluminum nitride and to the lead frame 5. An adhesive 27 (e.g. epoxy-type adhesive) is intended to adhere the cap 13 to the lead frame 5 for sealing the hollow space 15. A flexible printing board having wiring formed on a plastics sheet (e.g. sheet of polyimide) may substitute for the lead frame 5 in the package for ultra high-frequency semiconductor integrated circuit as shown in FIG. 3.

EFFECT OF THE INVENTION

The following remarkable effects can be achieved according to the present invention.

(a) The package for semiconductor integrated circuit can be produced at reduced costs.

(b) The package for semiconductor integrated curcuit according to the invention is excellent in thermal conductivity and superior in reliability to products molded from resin.

(c) Since the hollow space between the ceramics substrate and the cap prevents the spread of water, the water resistance of the package is remarkably improved over the products molded from resin.

(d) When a water-resistant layer is formed on the inner wall defining the hollow space in which the IC chip is installed, the obtained package for semiconductor integrated circuit is further enhanced in resistance to water.

(e) With the package for semiconductor integrated circuit having the structure as shown in FIG. 3, the IC chip exhibits excellent characteristics even in ultra high-frequency band because of the low dielectric constant and high thermal conductivity of the aluminum nitride used for the substrate and the spacer, and due to the shortened length of the bonding wire.

Stated more specifically, the calorific power is reduced with the decrease of the electric power consumed, and the temperature of the semiconductor integrated circuit is prevented from rising due to the high heat dissipation capacity of the aluminum nitride substrate. In consequence, the semiconductor integrated circuit can be properly and accurately operated in ultra high-frequency band.

Claims (14)

We claim:
1. A ceramic package for a semiconductor integrated circuit, the package comprising:
a substrate made of aluminum nitride,
a semiconductor integrated circuit formed on the substrate,
leads attached to the substrate,
a metal cap covering the substrate in a manner that forms a hollow space surrounding the semiconductor integrated circuit between the substrate and the metal cap,
a resin layer for adhering the substrate, the leads and the metal cap to each other, and
a coating of water-resistant material on the inner surface of the resin layer which defines the hollow space.
2. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the resin layer is selected from the group consisting of epoxy resin, phenolic resin, polyimide resin, silicone resin, fluoro plastics, polybutadiene, polyester resin and polyphenylene sulfide resin.
3. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the substrate is a composite material composed of a thin aluminum nitride layer formed on a metal material.
4. A ceramic package for semiconductor integrated circuit according to claim 3 wherein the metal material is selected from the group consisting of aluminum, iron, copper, nickel and alloys of these metals.
5. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the coating of water-resistant material is formed by spray coating of a ceramic oxide.
6. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the coating of water-resistant material is formed by application of imide resin.
7. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the coating of water-resistant material is formed by application of silicone resin.
8. A ceramic package for semiconductor integrated circuit according to claim 1 wherein the coating of water-resistant material is a coating of metal oxide.
9. A ceramic package for ultra high-frequency semiconductor integrated circuit, the package comprising:
a substrate made of aluminum nitride,
a semiconductor integrated circuit formed on the substrate,
leads attached to the substrate,
a metal cap covering the substrate in a manner that forms a hollow space surrounding the semiconductor integrated circuit between the substrate and the metal cap,
a spacer made of aluminum nitride and position between the substrate and the leads
a resin layer for adhering the substrate, the spacer, the leads and the metal cap to each other, the spacer and the resin layer thereunder rendering the bonding position on the leads slightly higher than on the semiconductor integrated circuit device, and
a coating of water-resistant material on the inner surface of the resin layer and the spacer which define the hollow space.
10. A ceramic package for semiconductor integrated circuit according to claim 9 wherein the resin layer is selected from the group consisting of epoxy resin, phenolic resin, polyimide resin, silicone resin, fluoro plastics, polybutadiene, polyester resin and polyphenylene sulfide resin.
11. A ceramic package for semiconductor integrated circuit according to claim 9 wherein the coating of water-resistant material is formed by spray coating of a ceramic oxide.
12. A ceramic package for semiconductor integrated circuit according to claim 9 wherein the coating of water-resistant material is formed by application of imide resin.
13. A ceramic package for semiconductor integrated circuit according to claim 9 wherein the coating of water-resistant material is formed by application of silicone resin.
14. A ceramic package for semiconductor integrated circuit according to claim 9 wherein the coating of water-resistant material is a coating of metal oxide.
US07/689,902 1989-09-29 1990-01-12 Packages for semiconductor integrated circuit Expired - Fee Related US5315153A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP1-254853 1989-09-29
JP1254853A JPH03116948A (en) 1989-09-29 1989-09-29 Aluminum nitride package for superhigh frequency ic
JP9000037 1990-01-12

Publications (1)

Publication Number Publication Date
US5315153A true US5315153A (en) 1994-05-24

Family

ID=17270756

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/689,902 Expired - Fee Related US5315153A (en) 1989-09-29 1990-01-12 Packages for semiconductor integrated circuit

Country Status (2)

Country Link
US (1) US5315153A (en)
JP (1) JPH03116948A (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5504371A (en) * 1993-07-19 1996-04-02 Murata Manufacturing Co., Ltd. Semiconductor ceramic device having a ceramic element with negative temperature coefficient of resistance
US5773323A (en) * 1995-04-27 1998-06-30 Lg Semicon Co., Ltd. Package for solid state image sensing device and method for manufacturing thereof
US5977625A (en) * 1995-08-04 1999-11-02 International Business Machines Corporation Semiconductor package with low strain seal
US6049456A (en) * 1998-09-14 2000-04-11 International Business Machines Corporation Electronic module adjustment design and process using shims
US20030161109A1 (en) * 2002-02-27 2003-08-28 Nec Compound Semiconductor Devices, Ltd. Electronic product with heat radiating plate
US6799628B1 (en) * 2000-07-20 2004-10-05 Honeywell International Inc. Heat exchanger having silicon nitride substrate for mounting high power electronic components
US6809418B1 (en) * 2003-09-10 2004-10-26 Kung-Chao Tung Integrated circuit package structure
US20050056918A1 (en) * 2001-06-11 2005-03-17 Fairchild Korea Semiconductor Ltd. Power module package having improved heat dissipating capability
US20060103006A1 (en) * 2004-11-12 2006-05-18 Chao-Yuan Su Substrate design to improve chip package reliability
US20070222061A1 (en) * 2000-05-03 2007-09-27 Belgacem Haba Semiconductor Module With Serial Bus Connection to Multiple Dies
US20080198561A1 (en) * 2007-02-19 2008-08-21 Koji Oiwa High-frequency signal processing module and electronic device
US20100013070A1 (en) * 2001-06-11 2010-01-21 Fairchild Korea Semiconductor,Ltd. Power module package having excellent heat sink emission capability and method for manufacturing the same
US20110127681A1 (en) * 2009-12-01 2011-06-02 Ching-Yu Ni Chip package and fabrication method thereof
US20140345929A1 (en) * 2011-12-20 2014-11-27 Kyocera Corporation Electronic component housing package and electronic apparatus
US20170245384A1 (en) * 2016-02-19 2017-08-24 Siemens Aktiengesellschaft Electrical module containing an electrical component and a converter containing the electrical module

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4729010A (en) * 1985-08-05 1988-03-01 Hitachi, Ltd. Integrated circuit package with low-thermal expansion lead pieces
US4965660A (en) * 1983-09-22 1990-10-23 Hitachi, Ltd. Integrated circuit package having heat sink bonded with resinous adhesive
US5055914A (en) * 1989-02-10 1991-10-08 Fujitsu Limited Ceramic package type semiconductor device and method of assembling the same
US5072284A (en) * 1988-11-25 1991-12-10 Fuji Photo Film Co., Ltd. Solid state image pickup device
US5117281A (en) * 1989-10-23 1992-05-26 Nec Corporation Semiconductor device having a heat-sink attached thereto

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4965660A (en) * 1983-09-22 1990-10-23 Hitachi, Ltd. Integrated circuit package having heat sink bonded with resinous adhesive
US4729010A (en) * 1985-08-05 1988-03-01 Hitachi, Ltd. Integrated circuit package with low-thermal expansion lead pieces
US5072284A (en) * 1988-11-25 1991-12-10 Fuji Photo Film Co., Ltd. Solid state image pickup device
US5055914A (en) * 1989-02-10 1991-10-08 Fujitsu Limited Ceramic package type semiconductor device and method of assembling the same
US5117281A (en) * 1989-10-23 1992-05-26 Nec Corporation Semiconductor device having a heat-sink attached thereto

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5504371A (en) * 1993-07-19 1996-04-02 Murata Manufacturing Co., Ltd. Semiconductor ceramic device having a ceramic element with negative temperature coefficient of resistance
US5773323A (en) * 1995-04-27 1998-06-30 Lg Semicon Co., Ltd. Package for solid state image sensing device and method for manufacturing thereof
US5977625A (en) * 1995-08-04 1999-11-02 International Business Machines Corporation Semiconductor package with low strain seal
US6049456A (en) * 1998-09-14 2000-04-11 International Business Machines Corporation Electronic module adjustment design and process using shims
USRE42785E1 (en) 2000-05-03 2011-10-04 Rambus Inc. Semiconductor module with serial bus connection to multiple dies
USRE42429E1 (en) 2000-05-03 2011-06-07 Rambus Inc. Semiconductor module with serial bus connection to multiple dies
USRE42318E1 (en) 2000-05-03 2011-05-03 Rambus Inc. Semiconductor module with serial bus connection to multiple dies
US20070230134A1 (en) * 2000-05-03 2007-10-04 Belgacem Haba Semiconductor Module with Serial Bus Connection to Multiple Dies
US20070230139A1 (en) * 2000-05-03 2007-10-04 Belgacem Haba Semiconductor Module with Serial Bus Connection to Multiple Dies
US20070223159A1 (en) * 2000-05-03 2007-09-27 Belgacem Haba Semiconductor Module with Serial Bus Connection to Multiple Dies
US20070222061A1 (en) * 2000-05-03 2007-09-27 Belgacem Haba Semiconductor Module With Serial Bus Connection to Multiple Dies
US6799628B1 (en) * 2000-07-20 2004-10-05 Honeywell International Inc. Heat exchanger having silicon nitride substrate for mounting high power electronic components
US7208819B2 (en) 2001-06-11 2007-04-24 Fairchild Korea Semiconductor Ltd. Power module package having improved heat dissipating capability
US20050056918A1 (en) * 2001-06-11 2005-03-17 Fairchild Korea Semiconductor Ltd. Power module package having improved heat dissipating capability
US7061080B2 (en) * 2001-06-11 2006-06-13 Fairchild Korea Semiconductor Ltd. Power module package having improved heat dissipating capability
US20100013070A1 (en) * 2001-06-11 2010-01-21 Fairchild Korea Semiconductor,Ltd. Power module package having excellent heat sink emission capability and method for manufacturing the same
EP1341228A2 (en) 2002-02-27 2003-09-03 NEC Compound Semiconductor Devices, Ltd. Electronic product with heat radiating plate
US20030161109A1 (en) * 2002-02-27 2003-08-28 Nec Compound Semiconductor Devices, Ltd. Electronic product with heat radiating plate
US7002803B2 (en) 2002-02-27 2006-02-21 Nec Compound Semiconductor Devices, Ltd. Electronic product with heat radiating plate
EP1341228A3 (en) * 2002-02-27 2004-04-07 NEC Compound Semiconductor Devices, Ltd. Electronic product with heat radiating plate
US6809418B1 (en) * 2003-09-10 2004-10-26 Kung-Chao Tung Integrated circuit package structure
US7105920B2 (en) * 2004-11-12 2006-09-12 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design to improve chip package reliability
US20060103006A1 (en) * 2004-11-12 2006-05-18 Chao-Yuan Su Substrate design to improve chip package reliability
US20080198561A1 (en) * 2007-02-19 2008-08-21 Koji Oiwa High-frequency signal processing module and electronic device
US20110127681A1 (en) * 2009-12-01 2011-06-02 Ching-Yu Ni Chip package and fabrication method thereof
US20140332985A1 (en) * 2009-12-01 2014-11-13 Xintec Inc. Chip package and manufacturing method thereof
US9799588B2 (en) * 2009-12-01 2017-10-24 Xintec Inc. Chip package and manufacturing method thereof
US20140345929A1 (en) * 2011-12-20 2014-11-27 Kyocera Corporation Electronic component housing package and electronic apparatus
US9386687B2 (en) * 2011-12-20 2016-07-05 Kyocera Corporation Electronic component housing package and electronic apparatus
US20170245384A1 (en) * 2016-02-19 2017-08-24 Siemens Aktiengesellschaft Electrical module containing an electrical component and a converter containing the electrical module
US10010004B2 (en) * 2016-02-19 2018-06-26 Siemens Aktiengesellschaft Electrical module containing an electrical component and a converter containing the electrical module

Also Published As

Publication number Publication date
JPH03116948A (en) 1991-05-17

Similar Documents

Publication Publication Date Title
KR100285117B1 (en) Semiconductor device and method for manufacturing the same
US4410927A (en) Casing for an electrical component having improved strength and heat transfer characteristics
US4774635A (en) Semiconductor package with high density I/O lead connection
US4612601A (en) Heat dissipative integrated circuit chip package
US6060778A (en) Ball grid array package
EP0208494B1 (en) Method of fabricating a semiconductor apparatus comprising two semiconductor devices
US6847103B1 (en) Semiconductor package with exposed die pad and body-locking leadframe
US4961106A (en) Metal packages having improved thermal dissipation
EP0528684B1 (en) Thin type semiconductor device
US6342730B1 (en) Low-pin-count chip package and manufacturing method thereof
EP0421579A2 (en) Plastic encapsulated integrated circuit die packages and method of making same
US5014159A (en) Semiconductor package
US5290624A (en) Heat-conductive adhesive films, laminates with heat-conductive adhesive layers and the use thereof
US7501700B2 (en) Semiconductor power module having an electrically insulating heat sink and method of manufacturing the same
US4814943A (en) Printed circuit devices using thermoplastic resin cover plate
US6566164B1 (en) Exposed copper strap in a semiconductor package
US4866571A (en) Semiconductor package
Schulz-Harder Advantages and new development of direct bonded copper substrates
US4897508A (en) Metal electronic package
US6731002B2 (en) High frequency power device with a plastic molded package and direct bonded substrate
EP0500750B1 (en) A method for housing a tape-bonded electronic device and the package employed
US6075288A (en) Semiconductor package having interlocking heat sinks and method of fabrication
US5665473A (en) Package for mounting a semiconductor device
US20050003585A1 (en) Method of manufacturing an enhanced thermal dissipation integrated circuit package
EP0498446B1 (en) Multichip packaged semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOYO ALUMINIUM KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NAGAI, YUJI;TANIKAWA, EIKI;OHSHIMA, HISAO;AND OTHERS;REEL/FRAME:005827/0614

Effective date: 19910515

Owner name: DAI-ICHI SEIKO CO., LTD.,, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NAGAI, YUJI;TANIKAWA, EIKI;OHSHIMA, HISAO;AND OTHERS;REEL/FRAME:005827/0614

Effective date: 19910515

AS Assignment

Owner name: KABUSHIKI KAISHA ENPLAS, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DAI-ICHI SEIKO CO., LTD.;REEL/FRAME:006878/0215

Effective date: 19940210

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20020524