US5248905A - High speed, master/slave latch transceiver having a directly-driven slave stage - Google Patents

High speed, master/slave latch transceiver having a directly-driven slave stage Download PDF

Info

Publication number
US5248905A
US5248905A US07635734 US63573490A US5248905A US 5248905 A US5248905 A US 5248905A US 07635734 US07635734 US 07635734 US 63573490 A US63573490 A US 63573490A US 5248905 A US5248905 A US 5248905A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
latch
transceiver
clock
signal
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07635734
Inventor
James R. Kuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
National Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • G06F13/4077Precharging or discharging
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • H03K3/0372Bistable circuits of the master-slave type

Abstract

A multi-bit latch transceiver is designed to meet the IEEE 1194.1 standard for backplane transceiver logic as specified in the IEEE 896.2 Futurebus+ specification. The latch transceiver features support for live insertion, low skew, controlled rise/fall time (2ns-5ns) and glitch free power-up/down protection. The transceiver utilizes on-chip latches and a built-in bandgap reference that provides very accurate thresholds. Unique slave stage logic in the transceiver's driver stage provides preset input conditions to the slave latch such that data is instantly clocked to the driver output when the driver is enabled, thus reducing propagation delay.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to line interface devices and, in particular, to a high speed latch transceiver having a master stage driven by a clock signal received from an internal clock generator and a slave stage driven directly by an external clock input.

2. Discussion of the Prior Art

A data transceiver (TRANSmitter/reCEIVER) is a read/write terminal capable of transmitting imformation to and receiving information from a transmission medium. A transceiver typically includes a line driver stage and a receiver stage. The line driver amplifies digital signal outputs from a computer system so that the signals can be properly transmitted on the transmission medium. Conventional line drivers usually include level shifting capability to provide compatibility with different integrated circuit technologies (e.g., TTL) that might be used in the computer's internal logic. The receiver is typically a differential amplifier that receives signals from the transmission medium and provides an output representative of digital information received from the medium.

Transceiver circuits may be designed for general-purpose applications or may be designed for a more specific, industry standard data-communications configuration.

One such industry standard is the so-called IEEE 896.1 Futurebus+ standard. The Futurebus+ standard provides a protocol for implementing an internal computer bus architecture.

FIG. 1 shows the hierarchy of bus levels utilizable in a Futurebus+ system.

FIG. 2 shows the positioning of a data transceiver between the backplane bus of a Futurebus+ system and the data bus of a processor internal to that system to facilitate communications between the processor and the rest of the system.

FIG. 3 shows a conventional latching transceiver 10 utilizable in Futurebus+ applications. The latching transceiver 10 is, essentially, a master/slave edge-triggered flip-flop that includes an input buffer 12 that transfers input data A to a master latch 11 via a master CMOS transmission gate 16 when the clock CK is low. When clock signal CK goes high, data stored by the master latch 11 is transferred to a slave latch 18 via a slave CMOS transmission gate 20. Also when clock signal CK goes high, data stored by the slave latch 18 is provided at the output B of latch transceiver 10 via output driver stage 22.

The propagation delay TpHL of the latch transceiver 10 for a high to low transition of clock CK may be represented as follows: ##EQU1## where the driver 22 high to low delay tpHL =3ns.

The propagation delay TpLH for a low to high transition of clock CK may be represented as follows: ##EQU2## where the driver 22 low to high delay tpLH =4ns.

In both of the above cases, the gate propagation delay TG is taken to be 1ns. Of course, TG is process and device geometry dependent and will vary with changes in these parameters. The 1ns propagation delay represents a typical number for a given process. Under worst case conditions (e.g. ambient temperature TA =70°, supply Vce=4.5V and sheet resistance=20%), the 1ns figure could double.

These propagation delays are unacceptably slow for Futurebus+ applications. Furthermore, the FIG. 3 transceiver design is overly temperature dependant, because the transmission gates work poorly when temperature increases.

SUMMARY OF THE INVENTION

A multi-bit latch transceiver in accordance with the present invention is designed to meet the IEEE 1194.1 standard for backplane transceiver logic as specified in the IEEE 896.2 Futurebus+ specification. The latch transceiver features support for live insertion, low skew, controlled rise/fall time (2ns-5ns) and glitch free power-up/down protection. The transceiver utilizes on-chip latches and a built-in bandgap reference that provides very accurate thresholds. Unique slave stage logic in the transceiver's driver stage provides preset input conditions to the slave latch such that data is instantly clocked to the driver output when the driver is enabled, thus reducing propagation delay. High speed operation is obtained because, while the master stage of the latch is driven by a clock signal received from an internal clock generator, the slave stage is driven directly by a separate, externally provided clock input.

A better understanding of the features and advantages of the present invention will be obtained by reference to the following detailed description and accompanying drawings which set forth an illustrative embodiment in which the principles of the invention are utilized.

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a pictorial illustration of the hierarchy of the bus levels in a Futurebus+ system architecture.

FIG. 2 is a simple block diagram illustrating the positioning of a high speed latch transceiver between a backplane bus of a Futurebus+ system and the data bus of a microprocessor internal to the Futurebus+ system.

FIG. 3 is logic diagram illustrating a conventional latch transceiver utilizable in a Futurebus+ system.

FIG. 4 is a block diagram illustrating a 9-bit latch transceiver in accordance with the present invention.

FIG. 5 is a block diagram illustrating the first two channels of the FIG. 4 latch transceiver in greater detail.

FIG. 6 is a logic diagram illustrating a high speed Futurebus+ latch transceiver in accordance with the present invention.

FIG. 7 is a schematic diagram illustrating a circuit embodiment of a latch transceiver in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 4 shows a block diagram of a 9-bit latch transceiver 30 designed to conform to the IEEE1194.1 (BTL) standard as specified in the IEEE 896.2 (Futurebus+) standard. The latching transceiver 30 utilizes nine input channels A0-A8 to implement byte wide address/data with 1-bit parity.

FIG. 5 shows input channels A0 and A1, which are representative of the design of the remaining channels A2-A8, in greater detail.

As shown in FIGS. 4 and 5, each channel of latch transceiver 30 includes a driver stage and a receiver. A transmit/receive control with chip enable (T/R13 CD) block enables and disables the drivers and receivers. A setup block insures that the driver and receiver outputs are glitch-free during power-up and power-down. A bandgap voltage reference block provides reference voltage inputs to all receivers. A voltage bias block (VREF) regulates base drive for each driver to achieve fast and stable propagation delay over varying operating conditions of supply and temperature.

Referring to FIG. 5, the "master" latch portion of the driver stage of latch transceiver 30 is similar to that of the conventional latch transceiver 10 shown in FIG. 3. That is, the master latch portion of driver stage includes an input buffer 34 that transfers input data A to a master latch 36 via a master CMOS transmission gate 38 when the clock signal CK is low.

However, in accordance with the present invention, the remainder of the driver stage of the latch transceiver 30 relies on an improved design completely different from that of conventional transceiver 10. More specifically, the conventional clock circuitry is replaced by a clock buffer that is tied to the input of the slave stage circuitry. The slave stage circuitry includes port 40, latch 42 and driver 44.

FIG. 6 shows the master-slave elements of latch transceiver 30 in a greater level of logic detail. As stated above, when the clock signal CK is low, input data A is stored to master latch 36 via input buffer 34 and master transmission gate 38.

As shown in FIG. 6, the master latch stage provides two stage outputs from inverters 46 and 48. The output of inverter 46 is provided to AND gate 50; the output of inverter 48 is provided to NAND gate 52. Both AND gate 50 and NAND gate 52 are also driven by an additional input from an emitter follower clock buffer 54.

Thus, based on the low to high transitions of the clock input ACLK to the buffer 54, data is transferred from the master latch to the driver output B via driver stage 56.

More specifically, when the externally provided signal ACLK is low, clock signal CK is also low ("CK bar" ,i.e. CK inverted, is high) and transmission gate 38 is turned on to transfer input data A to the master latch 36. At the same time, while clock signal ACLK is low, the CLOCK DRIVE input to the slave latch is off. Thus, there is a zero input to the slave stage and the slave latch is off.

When the clock signal ACLK is high, the master latch provides its signal to the slave latch inputs and the master transmission gate 38 is off. Meanwhile, CLOCK DRIVE provides an enable signal to either AND gate 50 or to NAND gate 52, depending on the logic state of the data received from the master latch via CMOS inverters 46 and 48, respectively.

The slave node is connected to the input of driver 56. When the slave node goes high, the output of driver 56 goes low at the output node B. If the data to the slave state is low, the output node B goes high.

FIG. 7 provides a detailed schematic diagram of a circuit embodiment of a single channel latch transceiver 30 in accordance with the invention. As shown in FIG. 7, to achieve fast propagation delay, capacitor transistor Q159 provides instant "on" or "off" base drive current to output transistor Qq 8.

When the data input is high, "A" is high. A low to high clock signal of ACLK turns on gate 50 (FIG. 6). The turn-off of gate 50 also forces driver input N2 to the high state quickly by p-channel buffer transistor Mpd.

On the other hand, when the data input is low, "A bar" is high. A low to high transition of externally provided clock signal ACLK turns on gate 52 (FIG. 6). The turn-on of gate 52 output transistor Qqa3 also switches driver input N2 from high to low quickly.

When driver input N2 goes high, transistor capacitor Q159 provides instant base drive current to driver ouput transistor Qq8 for fast turn-on. Conversely, when driver input N2 goes from high to low, transistor capacitor Q159 provides instant discharging base current to output transistor Q159 to remove its storage charge. Thus, the driver output transistor Q159 can also be turned off very quickly.

The above-described architecture produces a high-to-low propagation delay as follows: ##EQU3##

The low-to-high propagation delay is as follows: ##EQU4##

Thus, the latch transceiver 30 generates symmetrical transitions and propagations delays that are significantly reduced from conventional designs.

A detailed schematic diagram of a circuit embodiment of a single channel latch transceiver 30 is provided in FIG. 7.

It should be understood that various alternatives to the embodiments of the invention described herein may be employed in practicing the invention. It is intended that the following claims define the scope of the invention and that methods and apparatus within the scope of these claims and their equivalents be covered thereby.

Claims (2)

What is claimed is:
1. A latch transceiver comprising:
a clock generator that responds to an input clock signal by providing both a first clock signal and a second clock signal that has an active state and an inactive state;
a master latch stage that responds to a data input signal having first and second logic states and to the first clock signal by providing a master latch output signal;
a slave latch stage that includes
(i) NAND gate invertor logic coupled to receive the master latch output signal and responsive to the second clock signal in the active state for providing the master latch output signal to a slave stage logic output node if the data input is the first logic state; and
(ii) AND gate non-invertor logic coupled to receive the master latch output signal and responsive to the second clock signal in the active state for providing the master latch output signal to the slave stage logic output node if the data input is the second logic state, and
wherein both the NAND gate invertor logic and the AND gate non-invertor logic respond to the second clock signal in the inactive state by providing a high-impedance output signal at the slave stage logic output node; and
a driver stage coupled to the slave stage logic output node and that responds to the master latch output signal at the slave stage logic output node when the second clock signal is in the active state by providing a corresponding latch transceiver output signal.
2. A latch transceiver as in claim 1 and wherein the clock generator includes a npn emitter follower transistor having its collector coupled to a supply voltage, its emitter coupled to provide the second clock signal and its base coupled to receive the input clock signal.
US07635734 1990-12-28 1990-12-28 High speed, master/slave latch transceiver having a directly-driven slave stage Expired - Lifetime US5248905A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07635734 US5248905A (en) 1990-12-28 1990-12-28 High speed, master/slave latch transceiver having a directly-driven slave stage

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07635734 US5248905A (en) 1990-12-28 1990-12-28 High speed, master/slave latch transceiver having a directly-driven slave stage
EP19910122205 EP0494447A1 (en) 1990-12-28 1991-12-24 High speed latch transceiver
JP34595491A JPH0514137A (en) 1990-12-28 1991-12-27 High speed latch transceiver

Publications (1)

Publication Number Publication Date
US5248905A true US5248905A (en) 1993-09-28

Family

ID=24548896

Family Applications (1)

Application Number Title Priority Date Filing Date
US07635734 Expired - Lifetime US5248905A (en) 1990-12-28 1990-12-28 High speed, master/slave latch transceiver having a directly-driven slave stage

Country Status (3)

Country Link
US (1) US5248905A (en)
EP (1) EP0494447A1 (en)
JP (1) JPH0514137A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5459421A (en) * 1994-03-31 1995-10-17 Intel Corporation Dynamic-static master slave flip-flop circuit
US5574865A (en) * 1994-12-01 1996-11-12 Unisys Corporation System for data transfer protection during module connection/disconnection onto live bus
US5654653A (en) * 1993-06-18 1997-08-05 Digital Equipment Corporation Reduced system bus receiver setup time by latching unamplified bus voltage
US5727333A (en) * 1994-02-09 1998-03-17 Kinerton Limited Process for drying a material from solution
US5784576A (en) * 1996-10-31 1998-07-21 International Business Machines Corp. Method and apparatus for adding and removing components of a data processing system without powering down
US5887144A (en) * 1996-11-20 1999-03-23 International Business Machines Corp. Method and system for increasing the load and expansion capabilities of a bus through the use of in-line switches
US6044359A (en) * 1997-11-13 2000-03-28 Ncr Corporation Method of minimizing power consumption within an electronic price label
US6590423B1 (en) * 1994-10-11 2003-07-08 Derek Wong Digital circuits exhibiting reduced power consumption
US20030193996A1 (en) * 2002-04-10 2003-10-16 International Business Machines Corporation Transceiver for receiving and transmitting data over a network and method for testing the same
US20050122136A1 (en) * 2003-12-09 2005-06-09 International Business Machines Corporation Methods and arrangements for an enhanced scanable latch circuit
USRE41337E1 (en) * 1996-01-19 2010-05-18 Stmicroelectronics, Inc. Synchronous test mode initialization
US8497721B1 (en) 2011-06-15 2013-07-30 Applied Micro Circuits Corporation Pass gate shadow latch
US8618856B1 (en) 2011-03-31 2013-12-31 Applied Micro Circuits Corporation Shadow latch

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5727173A (en) * 1995-12-05 1998-03-10 National Semiconductor Corporation Toggle bus circuit
JP3299151B2 (en) * 1997-11-05 2002-07-08 日本電気株式会社 Bus output circuit and a bus output system using the same
US6700825B1 (en) 2000-09-29 2004-03-02 Sun Microsystems, Inc. Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer
US6420907B1 (en) 2000-09-29 2002-07-16 Sun Microsystems, Inc. Method and apparatus for asynchronously controlling state information within a circuit

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603815A (en) * 1967-05-02 1971-09-07 Philips Corp Bistable circuits
US4258273A (en) * 1978-11-13 1981-03-24 Hughes Aircraft Company Universal register
JPS59190711A (en) * 1983-04-13 1984-10-29 Nec Corp Master and slave flip-flop circuit
EP0162718A2 (en) * 1984-05-24 1985-11-27 Advanced Micro Devices, Inc. Digital signal translation circuit
EP0225075A2 (en) * 1985-11-26 1987-06-10 Fujitsu Limited Master slave latch circuit
JPS6458817A (en) * 1987-08-28 1989-03-06 K Seven Kk Clutch
US4900949A (en) * 1987-08-31 1990-02-13 Fujitsu Limited Delay type flip-flop arrangement using transistor transistor logic
US5017808A (en) * 1989-02-02 1991-05-21 Kabushiki Kaisha Toshiba BI-MOS logic circuit having a switch circuit for discharging electrical charge accumulated in a parasitic capacitor

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603815A (en) * 1967-05-02 1971-09-07 Philips Corp Bistable circuits
US4258273A (en) * 1978-11-13 1981-03-24 Hughes Aircraft Company Universal register
JPS59190711A (en) * 1983-04-13 1984-10-29 Nec Corp Master and slave flip-flop circuit
EP0162718A2 (en) * 1984-05-24 1985-11-27 Advanced Micro Devices, Inc. Digital signal translation circuit
EP0225075A2 (en) * 1985-11-26 1987-06-10 Fujitsu Limited Master slave latch circuit
JPS6458817A (en) * 1987-08-28 1989-03-06 K Seven Kk Clutch
US4900949A (en) * 1987-08-31 1990-02-13 Fujitsu Limited Delay type flip-flop arrangement using transistor transistor logic
US5017808A (en) * 1989-02-02 1991-05-21 Kabushiki Kaisha Toshiba BI-MOS logic circuit having a switch circuit for discharging electrical charge accumulated in a parasitic capacitor

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Holt, "Electronic Circuits: Digital and Analog", John Wiley & Sons, New York, 1978, pp. 176-177.
Holt, Electronic Circuits: Digital and Analog , John Wiley & Sons, New York, 1978, pp. 176 177. *
IBM Technical Disclosure Bulletin; vol. 33, No. 7, Dec. 1990, New York, US pp. 185 189, Circuit Scheme to Improve Chip Data Hold Time . *
IBM Technical Disclosure Bulletin; vol. 33, No. 7, Dec. 1990, New York, US pp. 185-189, "Circuit Scheme to Improve Chip Data Hold Time".
Motorola Technical Developments; vol. 5, No. 1, Oct. 1985, Schaumburg, IL; pp. 54 55; Mark Bluhm; A High Speed Output Buffer . *
Motorola Technical Developments; vol. 5, No. 1, Oct. 1985, Schaumburg, IL; pp. 54-55; Mark Bluhm; "A High Speed Output Buffer".

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654653A (en) * 1993-06-18 1997-08-05 Digital Equipment Corporation Reduced system bus receiver setup time by latching unamplified bus voltage
US5727333A (en) * 1994-02-09 1998-03-17 Kinerton Limited Process for drying a material from solution
US5459421A (en) * 1994-03-31 1995-10-17 Intel Corporation Dynamic-static master slave flip-flop circuit
US6590423B1 (en) * 1994-10-11 2003-07-08 Derek Wong Digital circuits exhibiting reduced power consumption
US5574865A (en) * 1994-12-01 1996-11-12 Unisys Corporation System for data transfer protection during module connection/disconnection onto live bus
USRE41337E1 (en) * 1996-01-19 2010-05-18 Stmicroelectronics, Inc. Synchronous test mode initialization
US5784576A (en) * 1996-10-31 1998-07-21 International Business Machines Corp. Method and apparatus for adding and removing components of a data processing system without powering down
US5887144A (en) * 1996-11-20 1999-03-23 International Business Machines Corp. Method and system for increasing the load and expansion capabilities of a bus through the use of in-line switches
US6044359A (en) * 1997-11-13 2000-03-28 Ncr Corporation Method of minimizing power consumption within an electronic price label
US20030193996A1 (en) * 2002-04-10 2003-10-16 International Business Machines Corporation Transceiver for receiving and transmitting data over a network and method for testing the same
US7760796B2 (en) 2002-04-10 2010-07-20 International Business Machines Corporation Transceiver for receiving and transmitting data over a network and method for testing the same
US7313178B2 (en) * 2002-04-10 2007-12-25 International Business Machines Corporation Transceiver for receiving and transmitting data over a network and method for testing the same
US20090003419A1 (en) * 2002-04-10 2009-01-01 Iadanza Joseph A Transceiver for receiving and transmitting data over a network and method for testing the same
US6972598B2 (en) 2003-12-09 2005-12-06 International Business Machines Corporation Methods and arrangements for an enhanced scanable latch circuit
US20050122136A1 (en) * 2003-12-09 2005-06-09 International Business Machines Corporation Methods and arrangements for an enhanced scanable latch circuit
US8618856B1 (en) 2011-03-31 2013-12-31 Applied Micro Circuits Corporation Shadow latch
US8497721B1 (en) 2011-06-15 2013-07-30 Applied Micro Circuits Corporation Pass gate shadow latch

Also Published As

Publication number Publication date Type
EP0494447A1 (en) 1992-07-15 application
JPH0514137A (en) 1993-01-22 application

Similar Documents

Publication Publication Date Title
US4797585A (en) Pulse generating circuit in a semiconductor integrated circuit and a delay circuit therefor
US5300835A (en) CMOS low power mixed voltage bidirectional I/O buffer
US6011421A (en) Scalable level shifter for use in semiconductor memory device
US6791356B2 (en) Bidirectional port with clock channel used for synchronization
US6747475B2 (en) Method and apparatus for driving a signal using switchable on-die termination
US6072348A (en) Programmable power reduction in a clock-distribution circuit
US4797576A (en) Flip-flop circuit with short propagation delay
US5850159A (en) High and low speed output buffer with controlled slew rate
US4614882A (en) Bus transceiver including compensation circuit for variations in electrical characteristics of components
US4756006A (en) Bus transceiver
US6501306B1 (en) Data output circuit for semiconductor device with level shifter and method for outputting data using the same
US6359465B1 (en) CMOS small signal switchable adjustable impedence terminator network
US6686787B2 (en) High-speed fully balanced differential flip-flop with reset
US5298810A (en) BiCMOS CMOS/ECL data multiplexer
US6310491B1 (en) Sequential logic circuit with active and sleep modes
US6560666B1 (en) Hub link mechanism for impedance compensation update
US6087847A (en) Impedance control circuit
Donnelly et al. A 660 MB/s interface megacell portable circuit in 0.3/spl mu/m-0.7/spl mu/m CMOS ASIC
US6249164B1 (en) Delay circuit arrangement for use in a DAC/driver waveform generator with phase lock rise time control
US5264738A (en) Flip-flop circuit having transfer gate delay
US7088166B1 (en) LVDS input circuit with extended common mode range
US6016066A (en) Method and apparatus for glitch protection for input buffers in a source-synchronous environment
US6255859B1 (en) High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
US6809546B2 (en) On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same
US20030198296A1 (en) Serial data link with automatic power down

Legal Events

Date Code Title Description
AS Assignment

Owner name: NATIONAL SEMICONDUCTOR CORPORATION, 2900 SEMICONDU

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:KUO, JAMES R.;REEL/FRAME:005620/0455

Effective date: 19910221

Owner name: NATIONAL SEMICONDUCTOR CORPORATION, A CORP. OF DE,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUO, JAMES R.;REEL/FRAME:005620/0455

Effective date: 19910221

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12