US5247234A - Control arrangement - Google Patents

Control arrangement Download PDF

Info

Publication number
US5247234A
US5247234A US07/613,772 US61377290A US5247234A US 5247234 A US5247234 A US 5247234A US 61377290 A US61377290 A US 61377290A US 5247234 A US5247234 A US 5247234A
Authority
US
United States
Prior art keywords
control
controller
analog
circuits
basic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/613,772
Inventor
Rainer Bitzer
Peter Zieher
Karl-Heinz Hagele
Bernd Dittmer
Rainer Burkel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Assigned to ROBERT BOSCH GMBH reassignment ROBERT BOSCH GMBH ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: DITTMER, BERND, BURKEL, RAINER, ZIEHER, PETER, HAGELE, KARL-HEINZ, BITZER, RAINER
Application granted granted Critical
Publication of US5247234A publication Critical patent/US5247234A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B15/00Systems controlled by a computer
    • G05B15/02Systems controlled by a computer electric

Definitions

  • the invention relates to an electric control arrangement for generating analog manipulated variables in accordance with the preamble of the main claim.
  • the invention relates to a method for controlling analog quantities by means of a controller effecting analog, time-discrete, amplitude-continuous signal processing.
  • Actuating systems for example for a damping valve in the chassis control of a motor vehicle, have time constants within a range from 1 to 10 ms. If such an actuator is digitally controlled, a processor required for this purpose in the control device concerned must process the controller difference equation concerned with sampling intervals in the order of magnitude of up to 10 ⁇ s.
  • a processor required for this purpose in the control device concerned must process the controller difference equation concerned with sampling intervals in the order of magnitude of up to 10 ⁇ s.
  • a large proportion of the processor capacity is used up, particularly if several control loops have to be implemented and operated. Since in most cases a large number of other processes and algorithms are also programmed on the microcontrollers of the control devices, the sampling time predetermined by systems theory and the associated computing power is frequently not available for such actuating control loops. If necessary, the use of multi-processor systems could provide a remedy.
  • control arrangement according to the invention with the features named in the main claim, has the advantage that it can be adapted in a simple manner to the control task given in each case and is essentially free of influences changing the transfer function or the controller parameters, respectively.
  • the analog construction of the controller makes the digital processing of the controller difference equation unnecessary so that the processor capacity not needed as a result is available for other tasks.
  • the digital adjusting arrangement permits the provision of a controller optimized for the respective control task. Due to the electronic adjustment of the transfer function by selecting a corresponding controller structure (for example, P controller (proportional characteristic), D controller (differential characteristic), I controller (integral characteristic and so forth) and/or also by digitally varying the controller parameters which determine the transfer function with respect to magnitude, a change matching the respective actuating system can be carried out at any time before and even during operation. This allows for great flexibility.
  • the adjusting arrangement is connected to a bus and the controller structure and/or the controller parameters can be varied via the bus.
  • a bus which is present in any case in the actuating system, can also be utilized for this task.
  • a bus interface is preferably provided which is connected via the bus to a control register for switching on the respective controller structure or structures and to a parameter register for adjusting the respective controller parameters. Accordingly, the control and parameter register are accessible via the processor to the bus interface in order to be able to perform the desired controller tuning.
  • the bus interface is connected to a host processor.
  • the arrangement can be constructed in such a manner that each basic controller circuit can be connected to a summing point via an electronic switch which can be controlled by the control register.
  • the control register selects and controls the electronic switch or switches so that the corresponding basic controller circuit is connected to the summing point.
  • the basic controller circuits exhibit basic controller functions such as, for example, P, I or D characteristics. Moreover, further functions still to be defined, such as switching functions, characteristic curves and so forth, can be implemented.
  • a particularly simple possibility for varying the controller parameters results from the fact that to each basic controller circuit a control circuit is allocated.
  • This control circuit is controlled by the parameter register and controls the controller parameters.
  • the controller parameters are preferably adjusted by means of switched-capacitor elements (SC elements, switched capacitors). This can be done by adding further capacitors to the SC element by means of electronic switching elements and/or by means of switching frequency changes.
  • the analog desired value and actual value is in each case supplied to a summing point which is connected to the basic controller circuits.
  • a summing point which is connected to the basic controller circuits.
  • the arrangement can also be constructed in such a manner that in each case a digital/analog converter (D/A converter) for supplying the desired value and actual value coming from the bus interface is connected to the summing point.
  • D/A converter digital/analog converter
  • a digital/analog converter connected to the bus and the summing point is preferably provided for connecting a manipulated-variable component.
  • This manipulated-variable component can be, for example, a characteristic-field value or a correction value.
  • This provides the processor with the possibility of effecting a precontrol of the characteristic-field value or a correction value.
  • a pulse-width modulator is connected to the output of the summing point in order to convert the manipulated variable directly into switching signals for output stage transistors or the like which operate the actual actuating device.
  • a secondary current-control loop is preferably provided for output stages in switching mode. Furthermore, output stage and actuator diagnostic functions can also be provided.
  • the desired value and the actual value of the control arrangement according to the invention are preferably electric voltages.
  • the current control mentioned is preferably used for controlling the actual-value current.
  • control arrangement is constructed as an integrated circuit (IC circuit) and/or of hybrid circuits.
  • IC circuit integrated circuit
  • controller hybrid could be preferably designed as a peripheral chip for microprocessors or for microcontrollers, or a "local electronics" component with CAN interface (CAN controller) could be provided.
  • the invention also relates to a method for controlling analog quantities by means of a controller performing analog signal processing.
  • the transfer function and the controller parameters determining it with respect to magnitude are determined by digital adjustment of the controller. Due to the analog controller signal path, considerable computing capacity is saved compared to a controller implemented in digital technique by means of a computing program since the processing of the controller difference equation, which must be performed within relatively short sampling intervals, is omitted.
  • Transfer function or controller parameters, respectively can be adjusted in a simple manner via the host processor by means of the digital adjustment of the controller. This can be done preferably via a bus connection.
  • the transfer function suitable for the respective control task can be preferably selected by digital actuation from several transfer functions kept available by means of corresponding basic controller circuits. To generate transfer functions deviating from the various basic types (for example P, D or I type), various basic controller circuits can also preferably be combined with one another.
  • a host processor 1 is connected to a bus interface 3 via a bus 2.
  • a further bus 4 is provided which is connected to the bus interface 3, a control register 5, a parameter register 6 and to digital/analog converters 7, 8 and 9.
  • the control arrangement also exhibits several control circuits 10 which are connected to basic controller circuits 12 via lines 11.
  • the two rows of dots in the figure indicate that further such assemblies can be provided in addition to the control circuits 10 and basic controller circuits 12 shown.
  • the outputs 13 of the basic controller circuits 12 are connected via electronic switches 14 to a summing point 15.
  • the electronic switches 14 are operated by the control register 5 via lines 16.
  • the control circuits 10 are connected via lines 17 to the parameter register 6.
  • the output of the digital/analog converter 9 is connected to the summing point 15 via a line 18.
  • the analog actual value U act is supplied to the control arrangement via a line 19 which is connected to a summing point 20.
  • the desired value U des is passed via a line 21 to a further summing point 22.
  • the digital/analog converters 7 and 8 are connected to the summing points 20 and 22, respectively, via lines 23 and 24.
  • a summing point 25 is provided which is connected to the summing points 20 and 22, respectively, via lines 26 and 27.
  • the arrangement is constructed in such a manner that the actual value U act is supplied with negative sign to the summing point 25 and the desired value U des is supplied with positive sign to the summing point 25.
  • a line 28 originates from the summing point 25 and is connected to the individual basic controller circuits 12.
  • the control arrangement provides the manipulated variable on the output line 29.
  • the output line 29 leads--with positive sign--to a further summing point 30 which is supplied--with negative sign--with an actual-value current I act .
  • the output 31 of the summing point 30 is connected to a pulse-width modulator 32 which exhibits an output 33.
  • a digital adjusting arrangement 34 is formed which is composed of the control register 5, the digital/analog converter 9, the electronic switches 14, the parameter register 6 and the control circuits 10. This adjusting arrangement 34 can be controlled by the host processor 1 via the bus 2 as well as the bus interface 3 and the bus 4.
  • the figure shows that the individual basic controller circuits 12 make it possible to implement different basic controller functions; thus, for example, a P characteristic (proportional characteristic), I characteristic (integral characteristic) or a D characteristic (differential characteristic) are provided as well as further functions, to be defined as required, such as switching functions, characteristic curve functions and so forth.
  • the electronic switches 14 can be operated in any way by the control register 5 via the lines 16 so that correspondingly selected basic control circuits 12 can be connected to the summing point 15. This makes it possible to switch the transfer function of the respective basic controller circuits 12 into the analog signal path.
  • the selection of only one basic controller circuit 12 is conceivable, as a result of which, for example, a basic controller function can be implemented.
  • the parameter register 6 is also connected to the host processor 1 so that here, too, the host processor 1 can exercise a corresponding control function.
  • the switching frequencies of the control circuits 10 are controlled via the lines 17.
  • the switching frequency set in each case is supplied via the corresponding line 11 to the associated basic controller circuit 12 and is used to control switched-capacitor elements (SC elements) by means of which the controller parameters of the individual basic controller circuits 12 can be varied.
  • SC elements switched-capacitor elements
  • the controller parameters determine the magnitude of the respective associated transfer function.
  • the controller parameters can also be controlled via capacity changes of the SC elements. This can be done by adding or disconnecting further capacitors.
  • the actual value U act and the desired value U des are supplied to the summing point 25 of the described control arrangement via lines 19 and 21 and summing points 20 and 22 and lines 26 and 27.
  • a control difference signal is formed which is supplied to the basic controller circuits 12 via the line 28.
  • the transfer function formed by the basic controller circuits 12 depends on the switching state of the electronic switches 14 controlled by the host processor 1. Accordingly, the controller difference signal is processed--in accordance with the transfer function selected--and the result is supplied to the summing point 15.
  • the summing point 15 can be supplied with a manipulated-variable component, which can be influenced by the host processor 1, via the digital/analog converter 9. This manipulated-variable component can be a characteristic-field value or a correction value.
  • the analog manipulated variable is present which can be used for controlling an actuating device, not shown. If the manipulated variable is to be converted into switching signals, for example for output stage transistors, it is provided to supply the manipulated variable to the summing point 30 and from there to the pulse-width modulator 32. The latter provides a pulse-width signal corresponding to the manipulated variable at its output 33.
  • a secondary current-control loop, which is connected to the summing point 30, is preferably provided for the mentioned output stages operating in switched mode. The latter summing point is supplied with the actual-value current I act .
  • a corresponding control block can be used alternatively instead of the pulse-width modulator 33.
  • desired value U des and actual value U act as analog values via lines 21 and 19, it is provided (in accordance with a different operating mode of the control arrangement) that desired value and actual value--coming from the host processor 1--are supplied to the digital/analog converters 7 and 8 via the bus 2, the bus interface 3 and the bus 4.
  • the analog signals formed there are then supplied to the summing point 25 via lines 23 and 24 and summing points 20 and 22 and lines 26 and 27.
  • control register 5 for determining the transfer function
  • parameter register 6 for determining the controller parameters
  • digital/analog converter 9 for applying characteristic-field values and/or correction values
  • digital/analog converters 7 and 8 for supplying desired value and actual value.
  • control arrangement described is preferably constructed as an integrated circuit (IC circuit) and/or hybrid circuits.
  • IC circuit integrated circuit
  • controller IC or controller hybrid can be designed as peripheral chip for microprocessors or microcontrollers.
  • the control arrangement according to the invention has the advantage that no analog/digital conversion and digital/analog reconversion of analog signals is necessary in the controller.
  • the controller structure (transfer function) and the controller parameters can be varied by the host processor via digital signal paths.
  • Accurate reproducible basic controller circuits can be implemented with respect to the transfer function via the SC elements.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • Feedback Control In General (AREA)
  • Control By Computers (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

The invention relates to an electric control arrangement for generating analog manipulated variables, having at least one basic controller circuit having a particular controller structure. The transfer function of the basic controller circuit, which is determined by the controller structure, is established with respect to magnitude by means of controller parameters and is supplied with an analog control-difference signal formed from desired value and actual value. A digital adjusting arrangement is provided for simple adaptation to the particular controlling task with the least possible complexity as to computation. The digital adjusting arrangement 34, on the basis of digital input quantities, selects at least one basic controller circuit 12 having a particular controller structure from several basic controller circuits 12 and switches this basic controller circuit 12 into the analog control loop and/or allows a variation of the controller parameters. Moreover, a corresponding method for controlling analog quantities is specified.

Description

FIELD OF THE INVENTION
The invention relates to an electric control arrangement for generating analog manipulated variables in accordance with the preamble of the main claim.
In addition, the invention relates to a method for controlling analog quantities by means of a controller effecting analog, time-discrete, amplitude-continuous signal processing.
BACKGROUND OF THE INVENTION
Actuating systems, for example for a damping valve in the chassis control of a motor vehicle, have time constants within a range from 1 to 10 ms. If such an actuator is digitally controlled, a processor required for this purpose in the control device concerned must process the controller difference equation concerned with sampling intervals in the order of magnitude of up to 10 μs. By implementing the digital controller by means of a computer program, a large proportion of the processor capacity is used up, particularly if several control loops have to be implemented and operated. Since in most cases a large number of other processes and algorithms are also programmed on the microcontrollers of the control devices, the sampling time predetermined by systems theory and the associated computing power is frequently not available for such actuating control loops. If necessary, the use of multi-processor systems could provide a remedy.
Alternatively, there is the possibility of implementing the control arrangement in conventional analog technology. However, this results in the disadvantage that such a solution is very inflexible and that the transfer functions and parameters of the analog controllers disperse with the tolerances of the electronic components.
SUMMARY OF THE INVENTION
By comparison, the control arrangement according to the invention with the features named in the main claim, has the advantage that it can be adapted in a simple manner to the control task given in each case and is essentially free of influences changing the transfer function or the controller parameters, respectively.
By implementing the control arrangement both in digital and in analog technology, the advantages of these two embodiments can be utilized in each case. The analog construction of the controller makes the digital processing of the controller difference equation unnecessary so that the processor capacity not needed as a result is available for other tasks. The digital adjusting arrangement permits the provision of a controller optimized for the respective control task. Due to the electronic adjustment of the transfer function by selecting a corresponding controller structure (for example, P controller (proportional characteristic), D controller (differential characteristic), I controller (integral characteristic and so forth) and/or also by digitally varying the controller parameters which determine the transfer function with respect to magnitude, a change matching the respective actuating system can be carried out at any time before and even during operation. This allows for great flexibility. Moreover, it is also conceivable that, at the same time, several basic controller circuits of a particular controller structure are combined with one another so that, for example, a PD controller or a PI controller or else even a PID controller and so forth can be implemented in a very simple manner. Dispersions in the transfer functions or parameters, such as occur due to the tolerances of the components in analog controllers, are avoided.
According to a further development of the invention, the adjusting arrangement is connected to a bus and the controller structure and/or the controller parameters can be varied via the bus. Thus, a bus, which is present in any case in the actuating system, can also be utilized for this task.
A bus interface is preferably provided which is connected via the bus to a control register for switching on the respective controller structure or structures and to a parameter register for adjusting the respective controller parameters. Accordingly, the control and parameter register are accessible via the processor to the bus interface in order to be able to perform the desired controller tuning. According to a preferred embodiment, the bus interface is connected to a host processor. The arrangement can be constructed in such a manner that each basic controller circuit can be connected to a summing point via an electronic switch which can be controlled by the control register. The control register selects and controls the electronic switch or switches so that the corresponding basic controller circuit is connected to the summing point. The basic controller circuits exhibit basic controller functions such as, for example, P, I or D characteristics. Moreover, further functions still to be defined, such as switching functions, characteristic curves and so forth, can be implemented.
A particularly simple possibility for varying the controller parameters results from the fact that to each basic controller circuit a control circuit is allocated. This control circuit is controlled by the parameter register and controls the controller parameters. The controller parameters are preferably adjusted by means of switched-capacitor elements (SC elements, switched capacitors). This can be done by adding further capacitors to the SC element by means of electronic switching elements and/or by means of switching frequency changes.
The analog desired value and actual value is in each case supplied to a summing point which is connected to the basic controller circuits. In this arrangement, it is possible to supply the desired value and the actual value via an analog signal path. Alternatively, however, the arrangement can also be constructed in such a manner that in each case a digital/analog converter (D/A converter) for supplying the desired value and actual value coming from the bus interface is connected to the summing point. Accordingly, desired value and actual value, coming from the processor, are supplied to the D/A converters via the bus interface and the analog values thus formed are supplied to the summing point.
A digital/analog converter connected to the bus and the summing point is preferably provided for connecting a manipulated-variable component. This manipulated-variable component can be, for example, a characteristic-field value or a correction value. This provides the processor with the possibility of effecting a precontrol of the characteristic-field value or a correction value. This provides the processor with the possibility of effecting a precontrol of the characteristic field or a correction intervention.
A pulse-width modulator is connected to the output of the summing point in order to convert the manipulated variable directly into switching signals for output stage transistors or the like which operate the actual actuating device. A secondary current-control loop is preferably provided for output stages in switching mode. Furthermore, output stage and actuator diagnostic functions can also be provided.
The desired value and the actual value of the control arrangement according to the invention are preferably electric voltages. The current control mentioned is preferably used for controlling the actual-value current.
A preferred circuit configuration is obtained if the control arrangement is constructed as an integrated circuit (IC circuit) and/or of hybrid circuits. Such a controller IC or controller hybrid could be preferably designed as a peripheral chip for microprocessors or for microcontrollers, or a "local electronics" component with CAN interface (CAN controller) could be provided.
The invention also relates to a method for controlling analog quantities by means of a controller performing analog signal processing. The transfer function and the controller parameters determining it with respect to magnitude are determined by digital adjustment of the controller. Due to the analog controller signal path, considerable computing capacity is saved compared to a controller implemented in digital technique by means of a computing program since the processing of the controller difference equation, which must be performed within relatively short sampling intervals, is omitted. Transfer function or controller parameters, respectively, can be adjusted in a simple manner via the host processor by means of the digital adjustment of the controller. This can be done preferably via a bus connection. The transfer function suitable for the respective control task can be preferably selected by digital actuation from several transfer functions kept available by means of corresponding basic controller circuits. To generate transfer functions deviating from the various basic types (for example P, D or I type), various basic controller circuits can also preferably be combined with one another.
Further developments of the invention are characterized in the subclaims.
BRIEF DESCRIPTION OF THE DRAWING
The invention will now be explained in greater detail with reference to the single figure of the drawing which shows a block diagram of an embodiment of the control arrangement according to the invention for generating analog manipulated variables.
DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION
A host processor 1 is connected to a bus interface 3 via a bus 2. In addition, a further bus 4 is provided which is connected to the bus interface 3, a control register 5, a parameter register 6 and to digital/analog converters 7, 8 and 9.
The control arrangement also exhibits several control circuits 10 which are connected to basic controller circuits 12 via lines 11. The two rows of dots in the figure indicate that further such assemblies can be provided in addition to the control circuits 10 and basic controller circuits 12 shown.
The outputs 13 of the basic controller circuits 12 are connected via electronic switches 14 to a summing point 15. The electronic switches 14 are operated by the control register 5 via lines 16. Furthermore, the control circuits 10 are connected via lines 17 to the parameter register 6. The output of the digital/analog converter 9 is connected to the summing point 15 via a line 18.
The analog actual value Uact is supplied to the control arrangement via a line 19 which is connected to a summing point 20. The desired value Udes is passed via a line 21 to a further summing point 22. The digital/analog converters 7 and 8 are connected to the summing points 20 and 22, respectively, via lines 23 and 24. Furthermore, a summing point 25 is provided which is connected to the summing points 20 and 22, respectively, via lines 26 and 27. In this connection, the arrangement is constructed in such a manner that the actual value Uact is supplied with negative sign to the summing point 25 and the desired value Udes is supplied with positive sign to the summing point 25.
A line 28 originates from the summing point 25 and is connected to the individual basic controller circuits 12.
The control arrangement provides the manipulated variable on the output line 29. The output line 29 leads--with positive sign--to a further summing point 30 which is supplied--with negative sign--with an actual-value current Iact. The output 31 of the summing point 30 is connected to a pulse-width modulator 32 which exhibits an output 33.
The above makes it clear that the summing points 20 and 22, the summing point 25, the basic controller circuits 12, the electronic switches 14, the summing point 15 and the summing point 30 are located in a signal path with analog structure which carries analog quantities. By comparison, however, digital signals are conducted via the bus 2 and the bus 4 and lines 17 and, if necessary, also via lines 11 and/or 16. Accordingly, a digital adjusting arrangement 34 is formed which is composed of the control register 5, the digital/analog converter 9, the electronic switches 14, the parameter register 6 and the control circuits 10. This adjusting arrangement 34 can be controlled by the host processor 1 via the bus 2 as well as the bus interface 3 and the bus 4.
The figure shows that the individual basic controller circuits 12 make it possible to implement different basic controller functions; thus, for example, a P characteristic (proportional characteristic), I characteristic (integral characteristic) or a D characteristic (differential characteristic) are provided as well as further functions, to be defined as required, such as switching functions, characteristic curve functions and so forth. The electronic switches 14 can be operated in any way by the control register 5 via the lines 16 so that correspondingly selected basic control circuits 12 can be connected to the summing point 15. This makes it possible to switch the transfer function of the respective basic controller circuits 12 into the analog signal path. The selection of only one basic controller circuit 12 is conceivable, as a result of which, for example, a basic controller function can be implemented. If several basic controller circuits 12 are connected to the summing point 15, this will result in an appropriate composite transfer function. Accordingly, the latter can be individually selected and/or varied during operation--corresponding to the particular control task--via the control register 5 by being driven by the host processor 1.
As previously described, the parameter register 6 is also connected to the host processor 1 so that here, too, the host processor 1 can exercise a corresponding control function. The switching frequencies of the control circuits 10 are controlled via the lines 17. The switching frequency set in each case is supplied via the corresponding line 11 to the associated basic controller circuit 12 and is used to control switched-capacitor elements (SC elements) by means of which the controller parameters of the individual basic controller circuits 12 can be varied. The controller parameters determine the magnitude of the respective associated transfer function. In addition or alternatively, the controller parameters can also be controlled via capacity changes of the SC elements. This can be done by adding or disconnecting further capacitors.
The actual value Uact and the desired value Udes are supplied to the summing point 25 of the described control arrangement via lines 19 and 21 and summing points 20 and 22 and lines 26 and 27. At the output of the summing point 25, a control difference signal is formed which is supplied to the basic controller circuits 12 via the line 28. The transfer function formed by the basic controller circuits 12 depends on the switching state of the electronic switches 14 controlled by the host processor 1. Accordingly, the controller difference signal is processed--in accordance with the transfer function selected--and the result is supplied to the summing point 15. Moreover, the summing point 15 can be supplied with a manipulated-variable component, which can be influenced by the host processor 1, via the digital/analog converter 9. This manipulated-variable component can be a characteristic-field value or a correction value.
At the output line 29, the analog manipulated variable is present which can be used for controlling an actuating device, not shown. If the manipulated variable is to be converted into switching signals, for example for output stage transistors, it is provided to supply the manipulated variable to the summing point 30 and from there to the pulse-width modulator 32. The latter provides a pulse-width signal corresponding to the manipulated variable at its output 33. A secondary current-control loop, which is connected to the summing point 30, is preferably provided for the mentioned output stages operating in switched mode. The latter summing point is supplied with the actual-value current Iact.
If a continuous output stage operation is to be effected, a corresponding control block can be used alternatively instead of the pulse-width modulator 33.
Alternatively to the supplying of desired value Udes and actual value Uact as analog values via lines 21 and 19, it is provided (in accordance with a different operating mode of the control arrangement) that desired value and actual value--coming from the host processor 1--are supplied to the digital/analog converters 7 and 8 via the bus 2, the bus interface 3 and the bus 4. The analog signals formed there are then supplied to the summing point 25 via lines 23 and 24 and summing points 20 and 22 and lines 26 and 27.
Consequently, the following are accessible from the host processor 1: the control register 5 for determining the transfer function, the parameter register 6 for determining the controller parameters, the digital/analog converter 9 for applying characteristic-field values and/or correction values and the digital/analog converters 7 and 8 for supplying desired value and actual value.
The control arrangement described is preferably constructed as an integrated circuit (IC circuit) and/or hybrid circuits. Such a controller IC or controller hybrid can be designed as peripheral chip for microprocessors or microcontrollers.
The control arrangement according to the invention has the advantage that no analog/digital conversion and digital/analog reconversion of analog signals is necessary in the controller. The controller structure (transfer function) and the controller parameters can be varied by the host processor via digital signal paths. Accurate reproducible basic controller circuits can be implemented with respect to the transfer function via the SC elements.

Claims (23)

We claim:
1. An electric control arrangement for generating analog manipulated variables in an analog control loop, the control arrangement comprising;
a plurality of basic controller circuits; each of said basic controller circuits having a specific controller structure and having a transfer function defined by the specific controller structure corresponding thereto, said transfer function being determined with respect to magnitude by control parameters;
analog supply means for supplying a control reference signal formed from actual and desired values to said basic controller circuits; and,
a digital adjusting unit receiving digital input variables, the digital adjusting unit including: selection means for selecting a particular one of said basic controller circuits based upon said digital input variables; and, switching means for switching said one basic controller circuit into the analog control loop likewise based upon said digital input variables.
2. The control arrangement of claim 1, wherein said digital adjusting unit includes control circuit means for effecting a change in the control parameters of said one basic controller circuit.
3. The control arrangement of claim 1, wherein said digital adjusting unit is connected to a bus via which at least one of the controller structure and the controller parameters can be varied.
4. The control arrangement of claim 3, wherein a bus interface is connected via the bus to a control register for switching on at least one of basic controller circuits and to a parameter register for adjusting the controller parameters.
5. The control arrangement of claim 4, wherein the bus interface is connected to a host processor.
6. The control arrangement of claim 1, wherein each basic control circuit is connected to a summing point via switching means which can be controlled by a control register.
7. The control arrangement of claim 2, wherein said control circuit means includes a plurality of control circuits corresponding to respective ones of said controller circuits; and a parameter register controls said control circuits fir controlling the controller parameters.
8. The control arrangement of claim 7, wherein the controller parameters are adjusted by means of switched-capacitor elements.
9. The control arrangement of claim 8, wherein said control circuits control the controller parameters via at least one of clock frequency and capacity changes of the switch-capacitor elements.
10. The control arrangement of claim 1, wherein the desired value Udes and the actual value Uact are supplied to a summing point which is connected to the basic controller circuits.
11. The control arrangement of claim 10, wherein a digital/analog converter for supplying the desired value and actual value (Udes, Uact) coming from the bus interface 3 is connected to the summing point.
12. The control arrangement of claim 11, wherein a further digital/analog converter is connected to the bus and to the summing point for applying a manipulated-variable component.
13. The control arrangement of claim 1, wherein the manipulated-variable component is a characteristic-field value or a correction value.
14. The control arrangement of claim 12, wherein a pulse-width modulator for generating switching signals for an actuation device output stage is connected to the output of the summing point.
15. The control arrangement of claim 14, wherein a secondary current control is connected to the output of the pulse-width modulator.
16. The control arrangement of claim 1, wherein the desired value and actual value (Udes, Uact) are electric voltages and the current control is used for controlling the actual-value current Iact.
17. The control arrangement of claim 1, wherein the control arrangement is configured of at least one of an integrated circuit and of hybrid circuits.
18. In an electric control arrangement for generating analog manipulated variables in an analog control loop, the control arrangement including a plurality of basic controller circuits; each of said basic controller circuits having a specific controller structure and having a transfer function defined by the specific controller structure corresponding thereto, said transfer function being determined with respect to magnitude by control parameters; analog supply means for supplying a control reference signal formed from actual and desired values to said basic controller circuits; a digital adjusting unit receiving digital input variables and including: selection means and switching means; a method for controlling analog variables by means of a controller performing analog signal processing, the method comprising the steps of:
utilizing said selection means for selecting a particular one of said basic controller circuits based upon said digital input variables;
utilizing said switching means for switching said particular one of said basic controller circuits into said analog control loop likewise based upon said digital input variables; and,
determining the transfer function and the control parameters by digitally adjusting the controller.
19. The method of claim 18, wherein the transfer function and the controller parameters can be varied via a bus connection.
20. The method of claim 18, wherein the transfer function suitable for the particular control task is selected by digital actuation from several transfer functions kept available by means of corresponding basic controller circuits.
21. The method of claim 18, wherein the various basic controller circuits are combined with one another.
22. The method of claim 18, wherein at least one of the basic controller circuits is selected by means of a processor.
23. An electric control arrangement for generating analog manipulated variables in an analog control loop, the control arrangement comprising:
a plurality of basic controller circuits; each of said basic controller circuits having a specific controller structure and having a transfer function defined by the specific controller structure corresponding thereto, said transfer function being determined with respect to magnitude by control parameters;
analog supply means for supplying a control reference signal formed from actual and desired values to said basic controller circuits;
a digital adjusting unit receiving digital input variables, the digital adjusting unit including: selection means for selecting a particular one of said basic controller circuits based upon said digital input variables and, switching means for switching said one basic controller circuit into the analog control loop likewise based upon said digital input variables;
said digital adjusting unit includes control circuit means for effecting a change in the control parameters of said one basic controller circuit; and,
said control parameters being varied by means of switched-capacitor elements.
US07/613,772 1989-03-18 1990-02-22 Control arrangement Expired - Fee Related US5247234A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3909041A DE3909041A1 (en) 1989-03-18 1989-03-18 CONTROL ARRANGEMENT
DE3909041 1989-03-18

Publications (1)

Publication Number Publication Date
US5247234A true US5247234A (en) 1993-09-21

Family

ID=6376733

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/613,772 Expired - Fee Related US5247234A (en) 1989-03-18 1990-02-22 Control arrangement

Country Status (7)

Country Link
US (1) US5247234A (en)
EP (1) EP0416055B1 (en)
JP (1) JP3118780B2 (en)
KR (1) KR0135883B1 (en)
DE (2) DE3909041A1 (en)
ES (1) ES2072425T3 (en)
WO (1) WO1990011555A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995029433A1 (en) * 1994-04-20 1995-11-02 Rosemount Inc. Smart valve positioner
US6249731B1 (en) * 1997-05-15 2001-06-19 Robert Bosch Gmbh Method for the manipulation-proof configuration of a vehicle control unit, and a control unit
US20040154887A1 (en) * 2002-11-27 2004-08-12 Nehl Thomas W. Suspension control system and related damper with integrated local controller and sensors
US20090167021A1 (en) * 2007-12-27 2009-07-02 Gamesa Innovation & Technology, S.L. Wind power installation and method of operating it
US20100207344A1 (en) * 2008-04-18 2010-08-19 Toyota Jidosha Kabushiki Kaisha Suspension system for a vehicle including an electromagnetic actuator
US20120013277A1 (en) * 2009-07-08 2012-01-19 Toyota Jidosha Kabushiki Kaisha Damper system for vehicle

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE29709588U1 (en) * 1997-06-02 1997-11-06 PS Automation GmbH Gesellschaft für Antriebstechnik, 67098 Bad Dürkheim Intelligent control and regulating device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3623077A (en) * 1969-10-20 1971-11-23 Phillips Petroleum Co Digital-to-analog converter
US4253141A (en) * 1978-03-16 1981-02-24 Toyoda-Koki Kabushiki-Kaisha Programmable sequence controller with counting function
JPS58137230A (en) * 1982-02-09 1983-08-15 Nippon Telegr & Teleph Corp <Ntt> Mos master slice lsi
US4509000A (en) * 1983-03-31 1985-04-02 Duffers Scientific, Inc. Bumpless feedback switching apparatus for use in a servo system
US5037119A (en) * 1989-01-10 1991-08-06 Mazda Motor Corporation Suspension-steering control apparatus
US5119297A (en) * 1989-03-04 1992-06-02 Toyota Jidosha Kabushiki Kaisha Hydraulic active suspension system for a vehicle capable of enhancing both the comfortability and the controllability of the attitude of vehicle body
US5142476A (en) * 1989-05-17 1992-08-25 Mazda Motor Corporation Suspension system for a vehicle

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL263760A (en) * 1960-04-18 1900-01-01

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3623077A (en) * 1969-10-20 1971-11-23 Phillips Petroleum Co Digital-to-analog converter
US4253141A (en) * 1978-03-16 1981-02-24 Toyoda-Koki Kabushiki-Kaisha Programmable sequence controller with counting function
JPS58137230A (en) * 1982-02-09 1983-08-15 Nippon Telegr & Teleph Corp <Ntt> Mos master slice lsi
US4509000A (en) * 1983-03-31 1985-04-02 Duffers Scientific, Inc. Bumpless feedback switching apparatus for use in a servo system
US5037119A (en) * 1989-01-10 1991-08-06 Mazda Motor Corporation Suspension-steering control apparatus
US5119297A (en) * 1989-03-04 1992-06-02 Toyota Jidosha Kabushiki Kaisha Hydraulic active suspension system for a vehicle capable of enhancing both the comfortability and the controllability of the attitude of vehicle body
US5142476A (en) * 1989-05-17 1992-08-25 Mazda Motor Corporation Suspension system for a vehicle

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995029433A1 (en) * 1994-04-20 1995-11-02 Rosemount Inc. Smart valve positioner
US6249731B1 (en) * 1997-05-15 2001-06-19 Robert Bosch Gmbh Method for the manipulation-proof configuration of a vehicle control unit, and a control unit
US20040154887A1 (en) * 2002-11-27 2004-08-12 Nehl Thomas W. Suspension control system and related damper with integrated local controller and sensors
US20090167021A1 (en) * 2007-12-27 2009-07-02 Gamesa Innovation & Technology, S.L. Wind power installation and method of operating it
US7982325B2 (en) * 2007-12-27 2011-07-19 Gamesa Innovation & Technology, S.L. Wind power installation and method of operating it
US20100207344A1 (en) * 2008-04-18 2010-08-19 Toyota Jidosha Kabushiki Kaisha Suspension system for a vehicle including an electromagnetic actuator
US8682530B2 (en) * 2008-04-18 2014-03-25 Toyota Jidosha Kabushiki Kaisha Suspension system for a vehicle including an electromagnetic actuator
US20120013277A1 (en) * 2009-07-08 2012-01-19 Toyota Jidosha Kabushiki Kaisha Damper system for vehicle
US8525453B2 (en) * 2009-07-08 2013-09-03 Toyota Jidosha Kabushiki Kaisha Damper system for vehicle

Also Published As

Publication number Publication date
DE59009004D1 (en) 1995-06-08
JPH03504776A (en) 1991-10-17
WO1990011555A1 (en) 1990-10-04
KR920700419A (en) 1992-02-19
KR0135883B1 (en) 1998-05-15
EP0416055B1 (en) 1995-05-03
DE3909041A1 (en) 1990-09-20
ES2072425T3 (en) 1995-07-16
JP3118780B2 (en) 2000-12-18
EP0416055A1 (en) 1991-03-13

Similar Documents

Publication Publication Date Title
EP0104845B1 (en) Process control apparatus
US5247234A (en) Control arrangement
US5210443A (en) Process and apparatus for parallel control of tapped transformers
US5038094A (en) Reference trimming for a digital voltage regulator
Moore An iterative learning control algorithm for systems with measurement noise
US5343078A (en) Arrangement for providing a current-regulated control of several actuators with a control computer
Wróbel et al. Continuous and finite set model predictive control of induction motor drive
US4604983A (en) Analog duty cycle to BCD converter
AU2018260980B2 (en) A power converting arrangement and a method for converting power
US20080080218A1 (en) Bandwidth and output impedance control in a power supply
EP0392494A2 (en) Fuzzy processor
KR100240557B1 (en) Regulating device for motor vehicles
JPS5941004A (en) Process control device
Lin et al. Multi-input multi-output PI controller design
JP2575832B2 (en) Multi-variable control device
US5408584A (en) Fuzzy inference system
JP2859899B2 (en) Multiplex controller
JP2022078659A (en) DC-DC converter module
KR0153237B1 (en) Compatibly operable infinte-bus model apparatus
SU1467713A1 (en) Device for controlling thyristor converter
SU954934A2 (en) Object of second order optimal control system
SU907751A1 (en) Device for frequency control of induction electric drive
SU758468A1 (en) Device for control of multiphase pulse regulator
Lim A new fuzzy logic control scheme for enhanced performance: simulation and experimental studies
SU932463A1 (en) Programme master control for electronic analogue regulators

Legal Events

Date Code Title Description
AS Assignment

Owner name: ROBERT BOSCH GMBH, A LIMITED LIABILITY COMPANY OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:BITZER, RAINER;ZIEHER, PETER;HAGELE, KARL-HEINZ;AND OTHERS;REEL/FRAME:005720/0462;SIGNING DATES FROM 19900727 TO 19900822

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19970924

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362