US4703420A - System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need - Google Patents

System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need Download PDF

Info

Publication number
US4703420A
US4703420A US06706804 US70680485A US4703420A US 4703420 A US4703420 A US 4703420A US 06706804 US06706804 US 06706804 US 70680485 A US70680485 A US 70680485A US 4703420 A US4703420 A US 4703420A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
bus
processor
signal
request
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06706804
Inventor
John W. Irwin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system

Abstract

A data processing system having a main processing unit, a memory subsystem, and a co-processor selectively connectable to said memory subsystem through an Input/Output Channel Controller which includes a control means for arbitrating access to the I/O Bus among the co-processor and the other I/O devices connected to the Bus. Since the co-processor runs programs stored in the memory subsystem, there is a tendency for the co-processor to monopolize the bus with instruction fetch cycles, thereby excluding other I/O devices from access to the bus. The control means for arbitrating responds to requests on the basis of a linear priority scheme in which the co-processor has the lowest priority. Each device, except the co-processor, is permitted to keep control of the bus until it voluntarily relinquishes it. The co-processor, on the other hand, relinquishes control of the bus in response to a request for access by any higher operator. However, control is returned automatically to the co-processor in the absence of any other request, since the co-processor continually raises its access request line.

Description

TECHNICAL FIELD

This invention relates in general to Information Handling systems (IHS) in which the Input/Output devices are connected to the processor by means of an Input/Output Bus and an Input/Output Channel Controller (IOCC) and, in particular, to an arrangement for arbitrating which I/O device is connected to the I/O Bus.

BACKGROUND ART

The prior art discloses various arrangements for connecting Input/Output (I/O) devices to the central processing unit of a data processing system. As the speed of central processing units increased relative to the speed of the I/O units, it became evident that the function of controlling I/O devices was severely impacting the overall performance of the data processing system. As a result, this control function was separated from the main processor and assigned to the Input/Output Channel Controller (IOCC) which provided the main control interface between the Central Processing Unit (CPU) and the I/O bus to which any number of different types of I/O devices were attached.

In many systems where the system memory is separate from the Central Processing Unit (CPU) and had its own memory controller and memory bus, the IOCC also interfaced with the memory controller so that an input/output data path was established between the I/O devices and the system memory.

When the I/O subsystem involves a limited number of conventional I/O devices such as displays and printers and a disk or tape storage device, the control problem is relatively straightforward since the bus generally does not become overloaded and simple polling schemes and/or priority arrangements can be used quite successfully. As various types of functions are placed outboard of the CPU, the IOCC must be able to accommodate their specific data transfer requirements without impacting the performance of other devices on the bus. In systems where the CPU interrupt control function and the memory refresh function are placed on the I/O bus, the prior art priority screens have been generally acceptable in providing appropriate access to the I/O bus.

In some data processing system applications which involve considerable processing of numerical data, the CPU can be tied up for a period of time. If the system is an interactive system in which an operator must wait for the CPU to complete the numerical processing before being able to proceed, even a period as short as one or two minutes can be quite frustrating for the operator and impact overall system performance. To avoid this type of problem, it has been suggested that the system be provided with the capability of adding a co-processor onto the I/O bus. While such an arrangement is readily implementable, a problem is created in that prior art suggestions for granting access to the bus are no longer valid, since the co-processor requires access to the I/O bus on a regular basis to obtain instructions from the main system memory. Co-processor instruction fetch operations could use the I/O bus efficiently for all periods of time not required to refresh the co-processor memory. If allowed, the co-processor would "hog" the bus to the exclusion of requests from all other devices connected to the I/O bus. The I/O bus, therefore, becomes overloaded since the co-processor could fetch instructions 90% of the time and the memory refresh operation for the co-processor would occupy the remaining 10%.

If all the I/O devices connected to the I/O bus run at full capacity, the bus is over-committed and conventional prior art priority schemes would lock out a device from access to the channel.

An I/O bus arbiter scheme for an I/O subsystem having a co-processor attached to the I/O bus which permits an efficient utilization of the bus by all devices is therefore desirable. The present invention provides such an I/O bus arbiter system for a data processing system.

SUMMARY OF INVENTION

In accordance with the present invention, a system is provided for controlling access to an I/O bus where one of the I/O devices connected to the bus is a co-processor that would normally consume all of the available capacity of the I/O bus in refreshing its memory and fetching instructions from the system memory.

The improved I/O bus control arrangement arbitrates access to the bus to insure maximum bus utilization. The arrangement recognizes that while the co-processor is by far the highest user of the bus for instruction fetch opeations, the priority of this fetch operation can be the lowest priority, relative to all other I/O devices connected to the bus. The arrangement further recognizes that the refresh operation for the memory of the co-processor and PIO (Programmed I/O) from the CPU are of higher priority. The arbitration system, therefore, allows the co-processor to keep the channel at each grant so long as no other (higher priority) usage is requested. Whenever a higher priority usage is requested, the co-processor is made to vacate the channel at the first possible point in the bus cycle. The co-processor, after vacating the channel, continuously issues requests for access to the channel which are only granted when no higher priority request is being serviced or pending.

The invention further discloses an implementation of the arbiter arrangement which causes the co-processor to vacate the channel without modifying the existing I/O channel protocols for channel access and acknowledgement and without requiring any additional input pins for the co-processor. The arbiter design requires that one bus signal for the co-processor differ from normal arbitration signals. The assigned socket for the co-processor is modified to replace one signal that is used by very few I/O devices with the special co-processor arbitration signal. If the co-processor is not installed, virtually all other I/O devices can occupy this special socket without problems. The normal use of the I/O channel and its protocols are not disturbed by the absence of the co-processor from the channel.

It is, therefore, an object of the present invention to provide an improved data processing system in which a co-processor is attachable to the I/O channel in a manner which permits efficient utilization of the channel by all of the attached devices.

Another object of the present invention is to provide an improved system and method for arbitrating access to an I/O channel of a data processing system where one of the I/O devices is a co-processor requiring access to the main system memory for instruction fetch operations.

A further object of the present invention is to provide a bus arbiter scheme for a plurality of input/output devices in which an attached co-processor is allowed to obtain control of the bus for instruction fetch operations in the absence of any other requests and is made to relinquish control in response to a request by any other I/O device.

Objects and advantages other than those mentioned above will become apparent from the following description when read in conjunction with the drawing.

DESCRIPTION OF THE DRAWING

FIG. 1 is a block diagram of a data processing system involving the present invention.

FIG. 2 is a more detailed block diagram of the I/O channel shown in FIG. 1.

FIG. 3 is a diagrammatic view showing the signal relationships between the arbiter and the various system components shown in FIGS. 1 and 2.

FIG. 4 is a view of the logic employed for advising the co-processor to relinquish the I/O bus.

FIG. 5 is a timing chart to illustrate the operation of the co-processor over several sequential requests for the I/O bus.

FIG. 6 is a timing chart, illustrating the timing relationship of the signals involved in disabling the arbiter.

DETAILED DESCRIPTION OF THE INVENTION

As shown in FIG. 1, the data processing system comprises a CPU block 10, a Memory Controller block 11, a Read Only Storage block (ROS) 12, a refresh/charge block 13, and an Input/Output Channel Controller (IOCC) block 14A. In the preferred embodiment, each of these blocks is a separate integrated circuit module which is mounted on a conventional printed circuit card 15. Circuit card 15 is referred to as the processor card.

The system further includes the plurality of Random Access Memory (RAM) blocks 16, which are also integrated memory modules mounted on memory cards 17. A memory bus 18 extends between Memory Manager 11 and RAM block 16. ROS block 12 and refresh/charge block 13 are connected to memory bus 18. Bus 18 includes a portion for supplying address information to the RAM module 16, along with a portion for supplying data and control signals. It can be assumed that the memory bus comprises 32 data lines and 32 lines for address and control signals. The bus may also include such lines as parity check lines for both the data and the control signals.

The output of the CPU block 10 is connected to the Memory Controller 11 and to the IOCC block 14A by the CPU bus 10B which is also 64 bits wide.

The IOCC shown in FIG. 1 comprises the portion 14A which is mounted on the processor card 12 and a portion 14B which interfaces with a number of connected I/O blocks. As shown in FIG. 1, a keyboard 20, a communications device 21, an interrupt controller 22, and a Direct Memory Access controller (DMA) 23 are attached to the I/O bus 24. In addition, I/O bus 24 includes sockets into which the I/O cards 26, 27, and 28 may be plugged for mounting other functions of the PC.

FIG. 2 illustrates, in more detail, some of the native I/O functions which are directly attachable to the IOCC 14B, and other functions which are attached through removable cards. PC cards 26, 27, and 28 shown in FIG. 1 are represented by block 29 in FIG. 2 and correspond generally to a conventional standard PC removable card employed in various IBM Personal Computers. As shown, the co-processor is provided with its own RAM memory module, a communications port, a display port, and a processor module which functions as the co-processor for the system shown in FIG. 1.

In addition, a disk and diskette adapter for connecting suitable disk storage devices is also provided.

I/O bus 24 comprises both data and control lines, each of which is 16 bits wide and has an architecture that is identical to the I/O bus architecture of the IBM PC-AT model. The relationship of the arbiter 30 to the various other system components is shown in FIG. 3. The processor card 15, as shown in FIG. 1, is the default "owner" of the I/O bus. When a DMA device, such as the display printer, wants to use the bus 24, a request must be made to the arbiter 30 through one of the DMA controllers 31 or 32. After detecting the request, the arbiter 30 requests control of the I/O bus by the signal-HRQ (Hold Request) to the processor card. The signal-HLD A (Hold Acknowledge) is returned to the arbiter 30 if control can be granted. The arbiter 30 then issues an appropriate acknowledgement signal to the requesting device which, under the assumed example, would be either the +SHLDA1 or +SHLDA2 (Share Hold Acknowledge 1 or 2) signals to the DMA controllers 31, 32. The DMA controllers monitor and prioritize the requests from the DMA devices that are attached and determine which DMA device is to receive the acknowledgement signal. When the DMA controller activates its acknowledgement line to the specific DMA device, it becomes attached to the I/O bus 24.

The signal REF REQ (Refresh Request) supplied to the arbiter originates from the circuitry 34 which is employed to provide refresh signals to the memory that is attached to the I/O bus and employed by the co-processor. Since the memory must be refreshed on a periodic basis or errors might occur, the REF REQ signal is of higher priority than the +SHRQ1 and SHRQ2 signals from the DMA controllers 31 and 32.

The signal-PIO REQ (Programmed I/O Request) is derived from the processor and is active when a request is pending to regain control of the I/O bus. The request is granted only when all DMA request and refresh requests have been satisfied. When the request is granted, the arbiter deactivates the-HRQ (Hold Request) signal which informs the processor card that the I/O bus has been relinquished and is now under the control of the processor card 15.

The last input request to the arbiter is the +CP REQ (Co-Processor Request) from the co-processor. This request is acknowledged to the co-processor by the signal-CP ACK (Co-Processor Acknowledgement). Since the co-processor is capable of using the I/O bus about 90% of the time for fetching instructions, it is assigned the lowest priority and is capable of being "bumped" from the channel by any higher priority request. The co-processor relinquishes control of the bus at the end of the next cycle following the dropping of the acknowledgement signal +CP ACK which activates the signal-MASTER to the arbiter.

The manner in which the CP acknowledgement is caused to drop is described later on, in connection with FIG. 4.

If the co-processor is using the I/O bus when the processor card wants control, the co-processor acknowledgement signal is deactivated, which removes the +CP REQ signal to the arbiter. The co-processor completes the current bus sequence and deactivates the signal-MASTER to inform the arbiter that the bus is clear. The -HRQ (Hold Request) signal is thus deactivated.

In summary, the signals capable of requesting access to the I/O bus in the order of priority are:

+REF REQ

+SHREQ1 (CH 0, 1, 2, 3)

+SHREQ2 (CH 5, 6, 7)

-PIO REQ

+CP REQ

The priority is linear. Once a device is granted control of the I/O bus, it maintains control until the device drops its request. The manner in which the co-processor is forced to drop its request at the end of an operating cycle will now be described in connection with FIGS. 4 and 5.

The logic circuit of FIG. 4 is the heart of the arbiter and functions to deactivate the -CP ACK signal in response to a request from the bus from any other device attached to the bus. Block 41 comprises a Programmable Logic Array (PLA) which is supplied with four input signals, +CP REQ, High Priority, Arbitration Clock, and -Master. The Co-Processor request signal is, as previously described and as shown in FIG. 5, a signal that is continuously requesting access to the bus except for the period when the line drops to recycle the logic of the arbiter 30. The trailing edge of the signal DACK (which represents any one of the higher priority acknowledgement line signals) is used to notifiy the Co-Processor that it should vacate the bus by dropping the Co-Processor request line +CP REQ. The sequence of the events, as shown in FIG. 5, starts with the +Co-Proc signal being rasied at time T1 which is acknowledged by the channel DACK signal being raised at T2 and the Co-Processor obtaining control at T3. At T4, the Refresh Request signal is received by the arbiter which causes the Channel DACK signal to drop at T5 which, in turn, causes the Co-Processor to relinquish the bus at T6. The Co-Processor request signal drops at T7 for a short period, but then automatically raises again at T8. Since there is no other activity on the bus at that time, an acknowledgement is provided at T9 to the Co-Processor and the Co-Processor resumes control of the bus.

At T11, a DMA request is made which deactivates the Co-Processor DACK signal at T12. The Co-Processor relinquishes control by T13, and at T14, is back requesting control. Since the DMA request is still pending, no acknowledgement is made to the Co-Processor until, at T15, the DMA request line is deactivated which, in turn, permits the DACK signal to be raised at T16. The Co-Processor once again gains control of the bus at T17, only to lose it when another Refresh Request access signal occurs at T18, causing the DACK signal to drop at T23 and the Co-Processor to relinquish the bus at T20. The Co-Processor request signal, therefore, drops at T21.

Another Co-Processor request is made immediately at T19, which is granted at T23. The Co-Processor obtains control at T24 until another DMA request is received at T25. The operation continues in the manner just described with the various functions obtaining control by causing the Co-Processor to relinquish control at the end of a normal bus cycle.

As shown in FIG. 3 and FIG. 6, the signal-"arbiter disable" is connected to the arbiter 30 from the IOCC block 14. The Arbiter can be disabled when the Memory Controller 11 sends an exception reply to the I/O channel controller on a DMA transfer. The-"arbiter disable" signal resets a latch in the arbiter 30 to provide the arbiter enable signal. The arbiter active disable signal also causes the DMA controllers 31 and 32 to be reset. This reset causes the DMA controllers to release the bus, and provides an opportunity to rectify the situation that caused the exception from the Memory Controller. If the exception was caused by the Co-Processor, the reset is still sent to the DMA controllers and the Co-Processor acknowledgement signal is deactivated, causing the Co-Processor to relinquish control of the bus at the end of the current bus cycle.

The arbiter is also disabled when the Power On Reset signal (-POR) is supplied to the IOCC 14. The processor card can also disable the arbiter by issuing a - "channel reset" signal (-CH RESET).

The above-described Arbiter arrangement permits a Co-Processor to be attached to the I/O bus of a data processing system so that other I/O device functions are only minimally impacted and the bus is fully utilized.

While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various changes in the form and detail may be made without departing from the scope and spirit of the invention.

Claims (7)

I claim:
1. A data processing system comprising in combination
(a) a Central Processing Unit (CPU)
(b) a memory subsystem connected in data transferring relationship to said CPU, and
(c) an Input/Output (I/O) subsystem connected in data transferring relationship with said CPU and said memory subsystem, said I/O subsystem comprising
(1) an I/O Channel Controller (IOCC),
(2) an I/O Bus connected to said IOCC,
(3) a plurality of Input/Output (I/O) units each of which is selectively connectable in a data transferring relationship to said I/O Bus and each of which includes means for generating an access request signal when said unit requires access to said I/O bus, and
(4) a Co-Processor which is selectively connectable in a data transferring relationship to said I/O Bus, said Co-processor having,
(a) a separate clock for asynchronously clocking an instruction fetch cycle for transferring an instruction stored in said memory subsystem to said co-processor through said bus, and
(b) means for automatically requesting access to said I/O bus for said co-processor a predetermined time, measured by said separate clock, after said coprocessor relinquishes access of said bus whether or not said co-processor needs said bus, including means for developing a two level signal and means for switching from a first level to a second level at said predetermined time.
(5) said IOCC including,
(a) arbiter means for controlling access to said I/O Bus by said co-processor and I/O units in accordance with a preestablished priority plan, said arbiter means including
(i) circuit means connected to receive said two level signal and operable in repsonse to said second level to grant said Co-processor access to said I/O bus provided none of said other I/O units are requesting access to said I/O bus, said circuit means also
connected to receive said access request signals from said I/O units and operable in response to receiving one said access request signal to cause said Co-processor to immediately return said two level signal to said other level whereby said co-processor relinquishes access of said I/O bus immediately if the co-processor is not using said I/O bus or at the termination of the current instruction fetch cycle if the Co-processor is then using said bus.
2. The system recited in claim 1 in which said memory subsystem stores program instructions to be executed by said Co-Processor and said Co-Processor is selectively connected to said memory subsystem in said data transferring relationship via said I/O Bus during each said instruction fetch cycle of said Co-Processor.
3. The system recited in claim 2 in which each of said I/O units has a priority that is established by said priority plan that is higher than the priority assigned to said Co-Processor.
4. The system recited in claim 3 in which at least one of said I/O units is a Direct Memory Access device and said means for generating an access request signal is connected to said circuit means.
5. The system recited in claim 4 in which each of said other I/O units, after obtaining access to said I/O Bus, maintains its connection until said I/O unit completes it current task and relinquishes control of said Bus.
6. The system recited in claim 5 in which each of said I/O units relinquishes control of said I/O Bus in response to the request signal of that unit becoming inactive.
7. The system recited in claim 6 in which said arbiter means includes a means repsonsive to a signal from said coprocessor indicating that access of said I/O bus has been relinquished, to momentarily disable said arbiter means to enable a new arbitration operation.
US06706804 1985-02-28 1985-02-28 System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need Expired - Lifetime US4703420A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US06706804 US4703420A (en) 1985-02-28 1985-02-28 System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US06706804 US4703420A (en) 1985-02-28 1985-02-28 System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need
JP25302085A JPH0462098B2 (en) 1985-02-28 1985-11-13
CA 495485 CA1238981A (en) 1985-02-28 1985-11-15 Bus arbiter for a data processing system having an input/output channel
EP19850115701 EP0192838B1 (en) 1985-02-28 1985-12-10 Bus arbiter for a data processing system having an input/output channel
DE19853586352 DE3586352D1 (en) 1985-02-28 1985-12-10 Bus arbiter for data processing system with a single input / output channel.
DE19853586352 DE3586352T2 (en) 1985-02-28 1985-12-10 Bus arbiter for computing systems with a single / output channel.

Publications (1)

Publication Number Publication Date
US4703420A true US4703420A (en) 1987-10-27

Family

ID=24839111

Family Applications (1)

Application Number Title Priority Date Filing Date
US06706804 Expired - Lifetime US4703420A (en) 1985-02-28 1985-02-28 System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need

Country Status (5)

Country Link
US (1) US4703420A (en)
EP (1) EP0192838B1 (en)
JP (1) JPH0462098B2 (en)
CA (1) CA1238981A (en)
DE (2) DE3586352T2 (en)

Cited By (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799150A (en) * 1985-07-29 1989-01-17 Orchid Technology Interface system between a host computer and a peripheral processor with address detection circuitry
US4818985A (en) * 1986-11-22 1989-04-04 Nec Corporation Bus arbitration network capable of quickly carrying out arbitration among bus masters
US4849877A (en) * 1986-12-22 1989-07-18 American Telephone And Telegraph Company Virtual execution of programs on a multiprocessor system
US4870614A (en) * 1984-08-02 1989-09-26 Quatse Jesse T Programmable controller ("PC") with co-processing architecture
US4901231A (en) * 1986-12-22 1990-02-13 American Telephone And Telegraph Company Extended process for a multiprocessor system
US4920481A (en) * 1986-04-28 1990-04-24 Xerox Corporation Emulation with display update trapping
US4947368A (en) * 1987-05-01 1990-08-07 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US4969120A (en) * 1989-02-13 1990-11-06 International Business Machines Corporation Data processing system for time shared access to a time slotted bus
US4980854A (en) * 1987-05-01 1990-12-25 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US5034883A (en) * 1987-05-01 1991-07-23 Digital Equipment Corporation Lockhead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5079692A (en) * 1985-07-24 1992-01-07 Hitachi, Ltd. Controller which allows direct access by processor to peripheral units
US5088033A (en) * 1986-04-28 1992-02-11 Xerox Corporation Data processing system emulation in a window with a coprocessor and I/O emulation
US5111424A (en) * 1987-05-01 1992-05-05 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfer
WO1992009033A1 (en) * 1990-11-09 1992-05-29 Ast Research, Inc. Method and apparatus for providing down-loaded instructions for execution by a peripheral controller
US5133057A (en) * 1988-05-25 1992-07-21 Nec Corporation Co-processor for control setting an internal flag register operation mode which controlled a main processor execution mode in a multi-processor system
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
US5255374A (en) * 1992-01-02 1993-10-19 International Business Machines Corporation Bus interface logic for computer system having dual bus architecture
US5265211A (en) * 1992-01-02 1993-11-23 International Business Machines Corporation Arbitration control logic for computer system having dual bus architecture
US5455912A (en) * 1993-06-18 1995-10-03 Vtech Industries, Inc. High speed/low overhead bus arbitration apparatus and method for arbitrating a system bus
US5481755A (en) * 1990-05-18 1996-01-02 International Business Machines Corporation Apparatus and method for addressing multiple adapter cards in one operation by distributing bits of registers across the adapter cards
US5506971A (en) * 1992-03-04 1996-04-09 Motorola, Inc. Method and apparatus for performing a snoop-retry protocol in a data processing system
US5506972A (en) * 1987-09-30 1996-04-09 International Business Machines Corporation Computer system having dynamically programmable linear/fairness priority arbitration scheme
US5537600A (en) * 1991-05-28 1996-07-16 International Business Machines Corporation Personal computer with alternate system controller
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US5642110A (en) * 1990-11-09 1997-06-24 Ast Research, Inc. Memory mapped keyboard controller
US5644729A (en) * 1992-01-02 1997-07-01 International Business Machines Corporation Bidirectional data buffer for a bus-to-bus interface unit in a computer system
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5887195A (en) * 1994-12-09 1999-03-23 Nec Corporation Bus arbitration between an I/O device and processor for memory access using FIFO buffer with queue holding bus access flag bit
US6002605A (en) * 1997-02-28 1999-12-14 Kabushiki Kaisha Toshiba Connecting apparatus, and information processing apparatus
US6006250A (en) * 1996-04-25 1999-12-21 Aiwa Co., Ltd. Data processing system and programming method therefor
US6031724A (en) * 1994-11-29 2000-02-29 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
US6054774A (en) * 1994-03-22 2000-04-25 Kabushiki Kaisha Toshiba Thin type semiconductor package
US6085412A (en) * 1996-06-11 2000-07-11 Kabushiki Kaisha Toshiba Method for manufacturing card type memory device
US6091137A (en) * 1996-05-31 2000-07-18 Kabushiki Kaisha Toshiba Semiconductor device substrate and method of manufacturing the same
US6092186A (en) * 1996-05-07 2000-07-18 Lucent Technologies Inc. Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device
US6094697A (en) * 1995-02-03 2000-07-25 Kabuhiki Kaisha Toshiba Information processing system including processing device for detecting non-conductivity of state-indicating non-conductive member and discriminating prohibit state of writing information to information writable storage medium
US6166431A (en) * 1995-08-25 2000-12-26 Kabushiki Kaisha Tishiba Semiconductor device with a thickness of 1 MM or less
US6201295B1 (en) 1993-04-28 2001-03-13 Kabushiki Kaisha Toshiba Plate-shaped external storage device and method of producing the same
US6256694B1 (en) * 1994-06-30 2001-07-03 Compaq Computer Corporation Distributed early arbitration
US6266724B1 (en) 1993-09-01 2001-07-24 Sandisk Corporation Removable mother/daughter peripheral card
US20020152419A1 (en) * 2001-04-11 2002-10-17 Mcloughlin Michael Apparatus and method for accessing a mass storage device in a fault-tolerant server
US6471130B2 (en) 1995-02-03 2002-10-29 Kabushiki Kaisha Toshiba Information storage apparatus and information processing apparatus using the same
US20030135470A1 (en) * 2002-01-16 2003-07-17 Beard Robert E. Method and system for credit card purchases
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6642611B2 (en) 1998-03-26 2003-11-04 Kabushiki Kaisha Toshiba Storage apparatus, card type storage apparatus, and electronic apparatus
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6826640B1 (en) * 2003-06-04 2004-11-30 Digi International Inc. Bus bandwidth control system
US6893268B1 (en) 1993-09-01 2005-05-17 Sandisk Corporation Removable mother/daughter peripheral card
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6996750B2 (en) 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
USRE38997E1 (en) * 1995-02-03 2006-02-28 Kabushiki Kaisha Toshiba Information storage and information processing system utilizing state-designating member provided on supporting card surface which produces write-permitting or write-inhibiting signal
US7065672B2 (en) 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US20060206677A1 (en) * 2003-07-03 2006-09-14 Electronics And Telecommunications Research Institute System and method of an efficient snapshot for shared large storage
US7827320B1 (en) 2008-03-28 2010-11-02 Western Digital Technologies, Inc. Serial ATA device implementing intra-command processing by detecting XRDY primitive while in the XRDY state
US8856390B1 (en) 2008-03-28 2014-10-07 Western Digital Technologies, Inc. Using device control field to implement non-disruptive notification of an ATA device
US9632711B1 (en) 2014-04-07 2017-04-25 Western Digital Technologies, Inc. Processing flush requests by utilizing storage system write notifications
US9645752B1 (en) 2014-04-07 2017-05-09 Western Digital Technologies, Inc. Identification of data committed to non-volatile memory by use of notification commands

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4403303A (en) * 1981-05-15 1983-09-06 Beehive International Terminal configuration manager
US4417304A (en) * 1979-07-30 1983-11-22 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4441162A (en) * 1981-04-22 1984-04-03 Pitney Bowes Inc. Local network interface with control processor & DMA controller for coupling data processing stations to common serial communications medium
US4453214A (en) * 1981-09-08 1984-06-05 Sperry Corporation Bus arbitrating circuit
US4463445A (en) * 1982-01-07 1984-07-31 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus
US4493036A (en) * 1982-12-14 1985-01-08 Honeywell Information Systems Inc. Priority resolver having dynamically adjustable priority levels
US4556952A (en) * 1981-08-12 1985-12-03 International Business Machines Corporation Refresh circuit for dynamic memory of a data processor employing a direct memory access controller
US4562535A (en) * 1982-04-05 1985-12-31 Texas Instruments Incorporated Self-configuring digital processor system with global system
US4602327A (en) * 1983-07-28 1986-07-22 Motorola, Inc. Bus master capable of relinquishing bus on request and retrying bus cycle

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4128876A (en) * 1977-04-28 1978-12-05 International Business Machines Corporation Synchronous microcode generated interface for system of microcoded data processors
EP0023266B1 (en) * 1979-07-30 1986-11-05 International Business Machines Corporation High performance i/o controller for transferring data between a host processor and multiple i/o units
JPS5627429A (en) * 1979-08-09 1981-03-17 Toshiba Corp Bus control system
JPS5652431A (en) * 1979-10-04 1981-05-11 Toshiba Corp Bus request control system
JPS607307B2 (en) * 1980-12-26 1985-02-23 Fujitsu Ltd

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4417304A (en) * 1979-07-30 1983-11-22 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4441162A (en) * 1981-04-22 1984-04-03 Pitney Bowes Inc. Local network interface with control processor & DMA controller for coupling data processing stations to common serial communications medium
US4403303A (en) * 1981-05-15 1983-09-06 Beehive International Terminal configuration manager
US4556952A (en) * 1981-08-12 1985-12-03 International Business Machines Corporation Refresh circuit for dynamic memory of a data processor employing a direct memory access controller
US4453214A (en) * 1981-09-08 1984-06-05 Sperry Corporation Bus arbitrating circuit
US4463445A (en) * 1982-01-07 1984-07-31 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus
US4562535A (en) * 1982-04-05 1985-12-31 Texas Instruments Incorporated Self-configuring digital processor system with global system
US4493036A (en) * 1982-12-14 1985-01-08 Honeywell Information Systems Inc. Priority resolver having dynamically adjustable priority levels
US4602327A (en) * 1983-07-28 1986-07-22 Motorola, Inc. Bus master capable of relinquishing bus on request and retrying bus cycle

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"Memory Access Technique", by H. T. Ward, IBM Technical Disclosure Bulletin, vol. 21, No. 3, pp. 992-994.
IBM Tech. Disclosure Bull., vol. 26, No. 7A, Dec. 1983, "Method for Decreasing Arbitration Overhead", by Bergey et al, pp. 3370-3371.
IBM Tech. Disclosure Bull., vol. 26, No. 7A, Dec. 1983, Method for Decreasing Arbitration Overhead , by Bergey et al, pp. 3370 3371. *
Memory Access Technique , by H. T. Ward, IBM Technical Disclosure Bulletin, vol. 21, No. 3, pp. 992 994. *

Cited By (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4870614A (en) * 1984-08-02 1989-09-26 Quatse Jesse T Programmable controller ("PC") with co-processing architecture
US5079692A (en) * 1985-07-24 1992-01-07 Hitachi, Ltd. Controller which allows direct access by processor to peripheral units
US4799150A (en) * 1985-07-29 1989-01-17 Orchid Technology Interface system between a host computer and a peripheral processor with address detection circuitry
US5088033A (en) * 1986-04-28 1992-02-11 Xerox Corporation Data processing system emulation in a window with a coprocessor and I/O emulation
US4920481A (en) * 1986-04-28 1990-04-24 Xerox Corporation Emulation with display update trapping
US4818985A (en) * 1986-11-22 1989-04-04 Nec Corporation Bus arbitration network capable of quickly carrying out arbitration among bus masters
US4849877A (en) * 1986-12-22 1989-07-18 American Telephone And Telegraph Company Virtual execution of programs on a multiprocessor system
US4901231A (en) * 1986-12-22 1990-02-13 American Telephone And Telegraph Company Extended process for a multiprocessor system
US4947368A (en) * 1987-05-01 1990-08-07 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US4980854A (en) * 1987-05-01 1990-12-25 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5111424A (en) * 1987-05-01 1992-05-05 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfer
US5034883A (en) * 1987-05-01 1991-07-23 Digital Equipment Corporation Lockhead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5506972A (en) * 1987-09-30 1996-04-09 International Business Machines Corporation Computer system having dynamically programmable linear/fairness priority arbitration scheme
US5133057A (en) * 1988-05-25 1992-07-21 Nec Corporation Co-processor for control setting an internal flag register operation mode which controlled a main processor execution mode in a multi-processor system
US5438666A (en) * 1988-08-11 1995-08-01 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US4969120A (en) * 1989-02-13 1990-11-06 International Business Machines Corporation Data processing system for time shared access to a time slotted bus
US5555381A (en) * 1989-11-09 1996-09-10 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
US5481755A (en) * 1990-05-18 1996-01-02 International Business Machines Corporation Apparatus and method for addressing multiple adapter cards in one operation by distributing bits of registers across the adapter cards
WO1992009033A1 (en) * 1990-11-09 1992-05-29 Ast Research, Inc. Method and apparatus for providing down-loaded instructions for execution by a peripheral controller
US5408624A (en) * 1990-11-09 1995-04-18 Ast Research, Inc. Method and apparatus for down-loading instructions from a host computer system to a memory in a peripheral controller for execution by a core microprocessor in the peripheral controller
US5642110A (en) * 1990-11-09 1997-06-24 Ast Research, Inc. Memory mapped keyboard controller
US5261114A (en) * 1990-11-09 1993-11-09 Ast Research, Inc. Method and apparatus for providing down-loaded instructions for execution by a peripheral controller
US6252791B1 (en) 1991-04-11 2001-06-26 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US7355874B2 (en) 1991-04-11 2008-04-08 Sandisk Corporation Computer memory cards using flash EEprom integrated circuit chips and memory-controller systems
US6011741A (en) * 1991-04-11 2000-01-04 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US6434034B1 (en) 1991-04-11 2002-08-13 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US20050226023A1 (en) * 1991-04-11 2005-10-13 Wallace Robert F Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US6947332B2 (en) 1991-04-11 2005-09-20 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US20060262584A1 (en) * 1991-04-11 2006-11-23 Wallace Robert F Computer Memory Cards Using Flash EEprom Integrated Circuit Chips and Memory-Controller Systems
US6628537B1 (en) 1991-04-11 2003-09-30 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US7106609B2 (en) 1991-04-11 2006-09-12 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5867417A (en) * 1991-04-11 1999-02-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US20040017707A1 (en) * 1991-04-11 2004-01-29 Wallace Robert F. Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5537600A (en) * 1991-05-28 1996-07-16 International Business Machines Corporation Personal computer with alternate system controller
US5265211A (en) * 1992-01-02 1993-11-23 International Business Machines Corporation Arbitration control logic for computer system having dual bus architecture
US5644729A (en) * 1992-01-02 1997-07-01 International Business Machines Corporation Bidirectional data buffer for a bus-to-bus interface unit in a computer system
US5255374A (en) * 1992-01-02 1993-10-19 International Business Machines Corporation Bus interface logic for computer system having dual bus architecture
US5506971A (en) * 1992-03-04 1996-04-09 Motorola, Inc. Method and apparatus for performing a snoop-retry protocol in a data processing system
US6201295B1 (en) 1993-04-28 2001-03-13 Kabushiki Kaisha Toshiba Plate-shaped external storage device and method of producing the same
US6274926B1 (en) 1993-04-28 2001-08-14 Kabushiki Kaisha Toshiba Plate-shaped external storage device and method of producing the same
US5455912A (en) * 1993-06-18 1995-10-03 Vtech Industries, Inc. High speed/low overhead bus arbitration apparatus and method for arbitrating a system bus
US6381662B1 (en) 1993-09-01 2002-04-30 Sandisk Corporation Removable mother/daughter peripheral card
US6981068B1 (en) 1993-09-01 2005-12-27 Sandisk Corporation Removable mother/daughter peripheral card
US20100169559A1 (en) * 1993-09-01 2010-07-01 Eliyahou Harari Removable Mother/Daughter Peripheral Card
US20070016704A1 (en) * 1993-09-01 2007-01-18 Eliyahou Harari Removable Mother/Daughter Peripheral Card
US6266724B1 (en) 1993-09-01 2001-07-24 Sandisk Corporation Removable mother/daughter peripheral card
US7137011B1 (en) 1993-09-01 2006-11-14 Sandisk Corporation Removable mother/daughter peripheral card
US20100205360A1 (en) * 1993-09-01 2010-08-12 Eliyahou Harari Removable Mother/Daughter Peripheral Card
US6893268B1 (en) 1993-09-01 2005-05-17 Sandisk Corporation Removable mother/daughter peripheral card
US6054774A (en) * 1994-03-22 2000-04-25 Kabushiki Kaisha Toshiba Thin type semiconductor package
US6256694B1 (en) * 1994-06-30 2001-07-03 Compaq Computer Corporation Distributed early arbitration
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US5838900A (en) * 1994-09-20 1998-11-17 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US6031724A (en) * 1994-11-29 2000-02-29 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
US5887195A (en) * 1994-12-09 1999-03-23 Nec Corporation Bus arbitration between an I/O device and processor for memory access using FIFO buffer with queue holding bus access flag bit
US6094697A (en) * 1995-02-03 2000-07-25 Kabuhiki Kaisha Toshiba Information processing system including processing device for detecting non-conductivity of state-indicating non-conductive member and discriminating prohibit state of writing information to information writable storage medium
US20030006283A1 (en) * 1995-02-03 2003-01-09 Kabushiki Kaisha Toshiba Of Japan Information storage apparatus and information processing apparatus using the same
US6292850B1 (en) 1995-02-03 2001-09-18 Kabushiki Kaisha Toshiba Information storage system including state-designating area on memory card and detecting presence or absence of state-designating member on state-designating area to inhibit or allow writing of information
US6145023A (en) * 1995-02-03 2000-11-07 Kabushiki Kaisha Toshiba Information storage and information processing system utilizing state-designating member provided on supporting card surface which produces write-permitting or write-inhibiting signal
US20040240260A1 (en) * 1995-02-03 2004-12-02 Kabushiki Kaisha Toshiba Of Japan Information storage apparatus and information processing apparatus using the same
US7104459B2 (en) 1995-02-03 2006-09-12 Kabushiki Kaisha Toshiba Information storage apparatus and information processing apparatus using the same
US6471130B2 (en) 1995-02-03 2002-10-29 Kabushiki Kaisha Toshiba Information storage apparatus and information processing apparatus using the same
US6338104B1 (en) 1995-02-03 2002-01-08 Kabushiki Kaisha Toshiba System including single connector pin supporter having two separate plurality of connector pins with one set of pins contacting state designating portion of memory card indicating write prohibit state
USRE38997E1 (en) * 1995-02-03 2006-02-28 Kabushiki Kaisha Toshiba Information storage and information processing system utilizing state-designating member provided on supporting card surface which produces write-permitting or write-inhibiting signal
US6166431A (en) * 1995-08-25 2000-12-26 Kabushiki Kaisha Tishiba Semiconductor device with a thickness of 1 MM or less
US6333212B1 (en) 1995-08-25 2001-12-25 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US6006250A (en) * 1996-04-25 1999-12-21 Aiwa Co., Ltd. Data processing system and programming method therefor
US6092186A (en) * 1996-05-07 2000-07-18 Lucent Technologies Inc. Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device
US6091137A (en) * 1996-05-31 2000-07-18 Kabushiki Kaisha Toshiba Semiconductor device substrate and method of manufacturing the same
US6085412A (en) * 1996-06-11 2000-07-11 Kabushiki Kaisha Toshiba Method for manufacturing card type memory device
US6002605A (en) * 1997-02-28 1999-12-14 Kabushiki Kaisha Toshiba Connecting apparatus, and information processing apparatus
US6137710A (en) * 1997-02-28 2000-10-24 Kabushiki Kaisha Toshiba Connecting apparatus, and information processing apparatus
US20060138625A1 (en) * 1998-03-26 2006-06-29 Kabushiki Kaisha Toshiba Storage apparatus, card type storage apparatus, and electronic apparatus
US7489027B2 (en) 1998-03-26 2009-02-10 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus
US7411284B2 (en) 1998-03-26 2008-08-12 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus
US20050167809A1 (en) * 1998-03-26 2005-08-04 Kabushiki Kaisha Toshiba Storage apparatus, card type string apparatus, and electronic apparatus
US7405470B2 (en) 1998-03-26 2008-07-29 Kabushiki Kaisha Toshiba Adaptable electronic storage apparatus
US20080151486A1 (en) * 1998-03-26 2008-06-26 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus
US20040047210A1 (en) * 1998-03-26 2004-03-11 Kabushiki Kaisha Toshiba Storage apparatus, card type string apparatus, and electronic apparatus
US20080117586A1 (en) * 1998-03-26 2008-05-22 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus
US7659607B2 (en) 1998-03-26 2010-02-09 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus for use with support frame
US7768111B2 (en) 1998-03-26 2010-08-03 Kabushiki Kaisha Toshiba Card adapter for use with a storage apparatus
US6642611B2 (en) 1998-03-26 2003-11-04 Kabushiki Kaisha Toshiba Storage apparatus, card type storage apparatus, and electronic apparatus
US7019392B2 (en) 1998-03-26 2006-03-28 Kabushiki Kaisha Toshiba Storage apparatus, card type storage apparatus, and electronic apparatus
US20080117585A1 (en) * 1998-03-26 2008-05-22 Kabushiki Kaisha Toshiba Accessible electronic storage apparatus
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US7065672B2 (en) 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US6971043B2 (en) 2001-04-11 2005-11-29 Stratus Technologies Bermuda Ltd Apparatus and method for accessing a mass storage device in a fault-tolerant server
US20020152419A1 (en) * 2001-04-11 2002-10-17 Mcloughlin Michael Apparatus and method for accessing a mass storage device in a fault-tolerant server
US6996750B2 (en) 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
US20030135470A1 (en) * 2002-01-16 2003-07-17 Beard Robert E. Method and system for credit card purchases
WO2004109438A3 (en) * 2003-06-04 2005-02-10 Digi Int Inc Bus bandwidth control system
US20040250003A1 (en) * 2003-06-04 2004-12-09 Christopher Chang Bus bandwidth control system
US6826640B1 (en) * 2003-06-04 2004-11-30 Digi International Inc. Bus bandwidth control system
WO2004109438A2 (en) * 2003-06-04 2004-12-16 Digi International Inc. Bus bandwidth control system
US20060206677A1 (en) * 2003-07-03 2006-09-14 Electronics And Telecommunications Research Institute System and method of an efficient snapshot for shared large storage
US7827320B1 (en) 2008-03-28 2010-11-02 Western Digital Technologies, Inc. Serial ATA device implementing intra-command processing by detecting XRDY primitive while in the XRDY state
US8856390B1 (en) 2008-03-28 2014-10-07 Western Digital Technologies, Inc. Using device control field to implement non-disruptive notification of an ATA device
US9645752B1 (en) 2014-04-07 2017-05-09 Western Digital Technologies, Inc. Identification of data committed to non-volatile memory by use of notification commands
US9632711B1 (en) 2014-04-07 2017-04-25 Western Digital Technologies, Inc. Processing flush requests by utilizing storage system write notifications

Also Published As

Publication number Publication date Type
JPS61199153A (en) 1986-09-03 application
EP0192838A3 (en) 1989-02-01 application
EP0192838A2 (en) 1986-09-03 application
JPH0462098B2 (en) 1992-10-05 grant
EP0192838B1 (en) 1992-07-15 grant
DE3586352D1 (en) 1992-08-20 grant
DE3586352T2 (en) 1993-03-04 grant
JP1771092C (en) grant
CA1238981A1 (en) grant
CA1238981A (en) 1988-07-05 grant

Similar Documents

Publication Publication Date Title
US5249279A (en) Method for controlling disk array operations by receiving logical disk requests and translating the requests to multiple physical disk specific commands
US5495615A (en) Multiprocessor interrupt controller with remote reading of interrupt control registers
US5996036A (en) Bus transaction reordering in a computer system having unordered slaves
US6185634B1 (en) Address triggered DMA controller with an indicative signal including circuitry for calculating a new trigger address value based on the sum of the current trigger address and the descriptor register data with a trigger address register
US5533204A (en) Split transaction protocol for the peripheral component interconnect bus
US5717954A (en) Locked exchange FIFO
US5560016A (en) System and method for dynamic bus access prioritization and arbitration based on changing bus master request frequency
US4270167A (en) Apparatus and method for cooperative and concurrent coprocessing of digital information
US5572686A (en) Bus arbitration scheme with priority switching and timer
US6055643A (en) System management method and apparatus for supporting non-dedicated event detection
US4034349A (en) Apparatus for processing interrupts in microprocessing systems
US5619661A (en) Dynamic arbitration system and method
US4641266A (en) Access-arbitration scheme
US6006303A (en) Priority encoding and decoding for memory architecture
US4028675A (en) Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US5555420A (en) Multiprocessor programmable interrupt controller system with separate interrupt bus and bus retry management
US5535400A (en) SCSI disk drive power down apparatus
US5299315A (en) Personal computer with programmable threshold FIFO registers for data transfer
US5471625A (en) Method and apparatus for entering a low-power mode and controlling an external bus of a data processing system during low-power mode
US4821170A (en) Input/output system for multiprocessors
US5884088A (en) System, apparatus and method for managing power in a computer system
US6085278A (en) Communications interface adapter for a computer system including posting of system interrupt status
US6636927B1 (en) Bridge device for transferring data using master-specific prefetch sizes
US5333274A (en) Error detection and recovery in a DMA controller
US5796968A (en) Bus arbiter used in a computer system

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION ARMONK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:IRWIN, JOHN W.;REEL/FRAME:004378/0562

Effective date: 19850228

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12