US4598259A - Stable frequency sawtooth oscillator - Google Patents

Stable frequency sawtooth oscillator Download PDF

Info

Publication number
US4598259A
US4598259A US06/678,330 US67833084A US4598259A US 4598259 A US4598259 A US 4598259A US 67833084 A US67833084 A US 67833084A US 4598259 A US4598259 A US 4598259A
Authority
US
United States
Prior art keywords
voltage
oscillator
transistor
npn
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/678,330
Inventor
Walter S. Gontowski, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Allegro Microsystems Inc
Original Assignee
Sprague Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sprague Electric Co filed Critical Sprague Electric Co
Priority to US06/678,330 priority Critical patent/US4598259A/en
Assigned to SPRAGUE ELECTRIC COMPANY, A CORP OF MASSACHUSETTS reassignment SPRAGUE ELECTRIC COMPANY, A CORP OF MASSACHUSETTS ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: GONTOWSKI, WALTER S. JR.
Application granted granted Critical
Publication of US4598259A publication Critical patent/US4598259A/en
Assigned to ALLEGRO MICROSYSTEMS, INC., A CORP. OF DE reassignment ALLEGRO MICROSYSTEMS, INC., A CORP. OF DE ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SPRAGUE ELECTRIC COMPANY, A CORP. OF MA
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K4/00Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H03K4/48Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices
    • H03K4/50Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth voltage is produced across a capacitor
    • H03K4/501Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth voltage is produced across a capacitor the starting point of the flyback period being determined by the amplitude of the voltage across the capacitor, e.g. by a comparator
    • H03K4/502Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape using as active elements semiconductor devices in which a sawtooth voltage is produced across a capacitor the starting point of the flyback period being determined by the amplitude of the voltage across the capacitor, e.g. by a comparator the capacitor being charged from a constant-current source

Definitions

  • This invention relates to an integrated-circuit relaxation oscillator and more particularly to such an oscillator that is capable of operating stably at one frequency while being powered from a widely varying DC voltage.
  • Switching mode power supplies are basically DC to DC converters usually operating at kilohertz frequencies. Although the power efficiency of SMPS is generally much higher than that of the older linear shunt and series regulators, it is more difficult in a SMPS to obtain in the output a low value of ripple voltage.
  • a tuned discrete filter is much less expensive and smaller than a broad band ultrasonic filter capable of effecting the same ripple reduction and so it is desirable that the oscillator frequency remain fixed
  • SMPS frequency division multiplexing
  • oscillator having a sawtooth output voltage
  • the rate of rise in the output ramp voltage of the oscillator is required to be kept about proportional to the input voltage.
  • the ramp slope of the oscillator output voltage is doubled for a doubling of the input voltage. This has the effect of regulating the SMPS output voltage against changes in SMPS input voltage as is further explained herein.
  • the SMPS oscillator may in addition be required to operate at very low input voltages. The lowest voltage at which an oscillator can be made operable is called "head-room" and imposes serious limitations on the circuits that may be used to construct the oscillator, e.g. by limiting the number of V BE drops that the circuit places in series between the supply busses.
  • an object of the present invention to provide a relaxation oscillator that has a stable frequency while operating from a widely varying supply voltage, especially for incorporation in an integrated-circuit switching mode power supply chip.
  • An oscillator is comprised of differentially-connected first and second NPN transistors for alternate conduction having their emitters tied together and, thence, preferably to a constant current source.
  • First and second PNP transistors each have an emitter connected to a base of the first and second NPN transistors, respectively.
  • a first and second current source are respectively connected to the emitters of said first and second PNP transistors to keep them in conduction.
  • a means is provided for connecting a capacitor to one input of the comparator located at the base of the first PNP transistor. Also provided are a constant source means for charging the capacitor and a means for applying a high reference voltage to the other input of the comparator located at the base of the first PNP transistor when the second PNP transistor is conducting (i.e. when the second NPN transistor is not conducting) and for applying a relatively low voltage at the other comparator input when the first NPN transistor is not conducting (i.e. when the second NPN transistor is conducting). A discharging means is provided for discharging the capacitor when the second NPN transistor is conducting.
  • Such oscillators of this invention provide excellent frequency stability when operated over a supply voltage range of from about 4 volts to 7 volts. Above about 7 volts the emitter-base junctions of the differentially-connected NPN transistors tend to break down resulting in eventual beta degradation.
  • back voltages across these junctions may be limited by this means to substantially less than 7 volts and permit oscillator operation to much higher voltages, e.g., 25 volts, which is particularly advantageous in certain switching mode power supplies.
  • FIG. 1 shows a simplified diagram of an oscillator of the prior art.
  • FIG. 2 shows a simplified diagram of an oscillator of this invention.
  • FIG. 3 shows a circuit diagram of an oscillator of this invention that is one which is encompassed by the simplified diagram of FIG. 2.
  • FIG. 1 The diagram in FIG. 1 of a saw-tooth-voltage generating oscillator of the prior art is considered here to compare and more fully appreciate oscillators of this invention.
  • a capacitor 10 is charged by a constant current source 12 that is constant independent of voltage V cc .
  • E c appearing at the base of transistor 15 rises to the reference voltage E R at the base of transistor 14
  • transistor 15 turns on and transistor 14 turns off.
  • the circuit 19 discharges capacitor 10.
  • the circuit 21 provides at the base of transistor 14 a lower reference voltage E R .
  • the reference voltage E R is at a high DC voltage E RH , and is at a lower DC voltage E RL during the discharge period.
  • the discharge period is made much shorter than the charge period and the saw-tooth voltage E C has minimum and maximum voltages E RL and E RH , respectively.
  • the feedforward voltage provides the supply voltage V CC and the oscillator capacitor charging time or ramp rate is made directly proportional to the voltage V CC .
  • the SMPS circuit further includes a pulse width modulator (not shown) that compares the oscillator ramp voltage to the output voltage of an error amplifier (not shown) which is a function of the load voltage.
  • the output of the pulse width modulator turns on an output power transistor for periods when the error amplifier voltage exceeds the oscillator ramp voltage. For example, if the valley and peak voltages of the oscillator output are 1 and 3 volts respectively, and the output of the error amplifier was 2 volts, the duty cycle would be 50%.
  • the feed-forward feature provides regulation of the SMPS output voltage against changes in line voltage.
  • the reference voltage E RH is caused to vary in proportion to the supply voltage V CC as is the charging current 23.
  • the stability of frequency with supply voltage variations is still not good enough when the basic circuit of FIG. 1 is employed because the termination of the capacitor charging period is prolonged when transistor 15 begins to turn on, since transistor 15 draws current from current source 12 at that time and diminishes the charging current to the capacitor 10.
  • two PNP transistors 24 and 25 are introduced which do not add to the head room requirement and actually reduce the minimum reference voltage E RL that can be made operable, while at the same time providing more gain to stabilize the oscillator frequency as a function of supply voltage.
  • the components repeated in FIG. 2 are given the same numeral designations as in FIG. 1.
  • two current sources 28 and 29 are added to supply emitter current for the added PNP transistors 24 and 25.
  • Current sources 28 and 29 preferably supply currents of equal value which is proportional to that of current source 17, by means of a standard interdependent current mirrors implementation of current sources 17, 28 and 29 (not illustrated).
  • the oscillator of FIG. 2 achieves all of the aforementioned objectives of fixed frequency and still provides a large operating spread (e.g., 2 volts) between the minimum and maximum reference voltages, E RL and E RH , at the lowest power supply voltage (e.g., 4 volts).
  • the base emitter junctions of the NPN transistors 14 and 15 tend to break down since BV EBO for integrated NPN transistors is typically 7 volts.
  • the oscillator circuit of FIG. 3 overcomes this limitation by the addition of two parallel back to back diodes 32 and 34 that are connected between the bases of the NPN transistors 14 and 15.
  • the circuit block 19 of FIG. 2 is in FIG. 3 comprised of the PNP current mirror pair 40 and 41, NPN current mirror pair 44 and 45, and the capacitor shunting transistor 47.
  • the collector current in transistor 14 is reflected in transistor 45 to keep the shunting transistor 47 off.
  • collector current in transistor 14 goes to zero and transistor 47 turns on and discharges the capacitor 10 to the lower reference voltage E RL .
  • the circuit block 21 of FIG. 2 is in FIG. 3 comprised of the supply-voltage-divider resistors 50 and 51, the series connected resistor 53 and transistor 54, resistors 56 and 57, and current mirror pair 59 and 60.
  • the collector current flowing from transistor 15 in diode 60 is reflected in the series resistors 56 and 57 holding transistor 54 on and keeping the reference voltage E R at the low value E RL .
  • transistors 15 and 54 turn off and the reference voltage E R is established at the high level E RH by the supply voltage V CC and the value of resistors 50 and 51.
  • blocks 19 and 21 may be accomplished by other circuits activated only by currents in transistor 14 or only by currents in transistor 15.

Abstract

A sawtooth-voltage-generating oscillator has a high gain comparator circuit formed of two differentially-connected NPN transistors driven respectively by two PNP transistors that leads to a very linear ramping of the sawtooth waveform, and at the same time, provides a sawtooth voltage swing at low supply voltages that may be within no more than 1.5 volts less than that low supply voltage. This oscillator also has the capability of working in the feed forward mode in a switching mode power supply while maintaining a stable oscillation frequency over a wide range of supply voltages.

Description

BACKGROUND OF THE INVENTION
This invention relates to an integrated-circuit relaxation oscillator and more particularly to such an oscillator that is capable of operating stably at one frequency while being powered from a widely varying DC voltage.
The need for such saw-tooth-voltage generating oscillators derives mainly from the requirements of certain switching mode power supplies. Switching mode power supplies (SMPS) are basically DC to DC converters usually operating at kilohertz frequencies. Although the power efficiency of SMPS is generally much higher than that of the older linear shunt and series regulators, it is more difficult in a SMPS to obtain in the output a low value of ripple voltage. To reduce the ultrasonic ripple voltage in a SMPS, a tuned discrete filter is much less expensive and smaller than a broad band ultrasonic filter capable of effecting the same ripple reduction and so it is desirable that the oscillator frequency remain fixed
It is customary for a SMPS to include an oscillator having a sawtooth output voltage.
In a SMPS incorporating the so-called feedforward feature, the rate of rise in the output ramp voltage of the oscillator is required to be kept about proportional to the input voltage. For example, the ramp slope of the oscillator output voltage is doubled for a doubling of the input voltage. This has the effect of regulating the SMPS output voltage against changes in SMPS input voltage as is further explained herein. The SMPS oscillator may in addition be required to operate at very low input voltages. The lowest voltage at which an oscillator can be made operable is called "head-room" and imposes serious limitations on the circuits that may be used to construct the oscillator, e.g. by limiting the number of VBE drops that the circuit places in series between the supply busses.
The design of a SMPS oscillator with a feedforward feature that will provide a stable frequency with voltage variations over such a broad range has heretofore been frustrated by the fact that circuit techniques that lead to a reliable operation at the high supply voltages to the oscillator, rule out standard techniques for operation at low supply voltages where "head-room" becomes a critical factor.
It is, therefore, an object of the present invention to provide a relaxation oscillator that has a stable frequency while operating from a widely varying supply voltage, especially for incorporation in an integrated-circuit switching mode power supply chip.
SUMMARY OF THE INVENTION
An oscillator is comprised of differentially-connected first and second NPN transistors for alternate conduction having their emitters tied together and, thence, preferably to a constant current source. First and second PNP transistors each have an emitter connected to a base of the first and second NPN transistors, respectively. A first and second current source are respectively connected to the emitters of said first and second PNP transistors to keep them in conduction.
A means is provided for connecting a capacitor to one input of the comparator located at the base of the first PNP transistor. Also provided are a constant source means for charging the capacitor and a means for applying a high reference voltage to the other input of the comparator located at the base of the first PNP transistor when the second PNP transistor is conducting (i.e. when the second NPN transistor is not conducting) and for applying a relatively low voltage at the other comparator input when the first NPN transistor is not conducting (i.e. when the second NPN transistor is conducting). A discharging means is provided for discharging the capacitor when the second NPN transistor is conducting.
Such oscillators of this invention provide excellent frequency stability when operated over a supply voltage range of from about 4 volts to 7 volts. Above about 7 volts the emitter-base junctions of the differentially-connected NPN transistors tend to break down resulting in eventual beta degradation.
By shunting these base-emitter junctions with a voltage limiting device, back voltages across these junctions may be limited by this means to substantially less than 7 volts and permit oscillator operation to much higher voltages, e.g., 25 volts, which is particularly advantageous in certain switching mode power supplies.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 shows a simplified diagram of an oscillator of the prior art.
FIG. 2 shows a simplified diagram of an oscillator of this invention.
FIG. 3 shows a circuit diagram of an oscillator of this invention that is one which is encompassed by the simplified diagram of FIG. 2.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The diagram in FIG. 1 of a saw-tooth-voltage generating oscillator of the prior art is considered here to compare and more fully appreciate oscillators of this invention. A capacitor 10 is charged by a constant current source 12 that is constant independent of voltage Vcc. Two differentially connected transistors 14 and 15 and a current source 17 that is constant for all supply voltages Vcc form a comparator. When the capacitor voltage Ec appearing at the base of transistor 15 rises to the reference voltage ER at the base of transistor 14, transistor 15 turns on and transistor 14 turns off. When the collector current in transistor 14 disappears, the circuit 19 discharges capacitor 10. At the same time when the collector current of transistor 15 appears, the circuit 21 provides at the base of transistor 14 a lower reference voltage ER. During the capacitor charge period the reference voltage ER is at a high DC voltage ERH, and is at a lower DC voltage ERL during the discharge period. For generating a saw-tooth voltage EC, the discharge period is made much shorter than the charge period and the saw-tooth voltage EC has minimum and maximum voltages ERL and ERH, respectively.
For an oscillator of this invention to be used in a SMPS circuit with the feed-forward feature, the feedforward voltage provides the supply voltage VCC and the oscillator capacitor charging time or ramp rate is made directly proportional to the voltage VCC. The SMPS circuit further includes a pulse width modulator (not shown) that compares the oscillator ramp voltage to the output voltage of an error amplifier (not shown) which is a function of the load voltage.
The output of the pulse width modulator turns on an output power transistor for periods when the error amplifier voltage exceeds the oscillator ramp voltage. For example, if the valley and peak voltages of the oscillator output are 1 and 3 volts respectively, and the output of the error amplifier was 2 volts, the duty cycle would be 50%.
With feed-forward, if the line (input) voltage doubled the oscillator ramp rate would increase such that it would take half the time to reach 2 volts and thus the duty cycle would reduce to 25% effectively keeping the averaged voltage constant. Those pulse-width modulated pulses are rectified and filtered to become the SMPS output voltage. Thus, the feed-forward feature provides regulation of the SMPS output voltage against changes in line voltage.
In order to prevent changes in the oscillator output voltage EC, the reference voltage ERH is caused to vary in proportion to the supply voltage VCC as is the charging current 23. However, the stability of frequency with supply voltage variations is still not good enough when the basic circuit of FIG. 1 is employed because the termination of the capacitor charging period is prolonged when transistor 15 begins to turn on, since transistor 15 draws current from current source 12 at that time and diminishes the charging current to the capacitor 10.
This problem may readily be solved by substituting a Darlington pair of NPN transistors (not illustrated) for transistor 15 to in effect raise the gain of that transistor.
However, such a solution is ruled out here since it is an objective to provide a SMPS oscillator capable of operating over a wide voltage range. The use of a Darlington pair adds one VBE (about 0.7 volts) to the minimum reference voltage ERL that can be used. PNP Darlingtons would have the same counter-productive effect, namely that it would require one more VBE of head room.
In the oscillator of this invention represented in FIG. 2, two PNP transistors 24 and 25 are introduced which do not add to the head room requirement and actually reduce the minimum reference voltage ERL that can be made operable, while at the same time providing more gain to stabilize the oscillator frequency as a function of supply voltage. The components repeated in FIG. 2 are given the same numeral designations as in FIG. 1. In FIG. 2, two current sources 28 and 29 are added to supply emitter current for the added PNP transistors 24 and 25. Current sources 28 and 29 preferably supply currents of equal value which is proportional to that of current source 17, by means of a standard interdependent current mirrors implementation of current sources 17, 28 and 29 (not illustrated).
For supply voltages VCC up to about 7 volts, the oscillator of FIG. 2 achieves all of the aforementioned objectives of fixed frequency and still provides a large operating spread (e.g., 2 volts) between the minimum and maximum reference voltages, ERL and ERH, at the lowest power supply voltage (e.g., 4 volts). However, for power supply voltages VCC above about 7 to 8 volts, the base emitter junctions of the NPN transistors 14 and 15 tend to break down since BVEBO for integrated NPN transistors is typically 7 volts.
The oscillator circuit of FIG. 3 overcomes this limitation by the addition of two parallel back to back diodes 32 and 34 that are connected between the bases of the NPN transistors 14 and 15.
The circuit block 19 of FIG. 2 is in FIG. 3 comprised of the PNP current mirror pair 40 and 41, NPN current mirror pair 44 and 45, and the capacitor shunting transistor 47. Thus, during the capacitor charging period the collector current in transistor 14 is reflected in transistor 45 to keep the shunting transistor 47 off. When the capacitor has charged to the high reference voltage ERH, collector current in transistor 14 goes to zero and transistor 47 turns on and discharges the capacitor 10 to the lower reference voltage ERL.
The circuit block 21 of FIG. 2 is in FIG. 3 comprised of the supply-voltage- divider resistors 50 and 51, the series connected resistor 53 and transistor 54, resistors 56 and 57, and current mirror pair 59 and 60. Thus, during the capacitor discharge period, the collector current flowing from transistor 15 in diode 60 is reflected in the series resistors 56 and 57 holding transistor 54 on and keeping the reference voltage ER at the low value ERL. When the capacitor voltage drops to ERL, then transistors 15 and 54 turn off and the reference voltage ER is established at the high level ERH by the supply voltage VCC and the value of resistors 50 and 51.
It should be noted that this invention is not limited to the particular implementation of circuit blocks 19 and 21 of FIG. 2 shown in FIG. 3.
Furthermore, the purposes of blocks 19 and 21 may be accomplished by other circuits activated only by currents in transistor 14 or only by currents in transistor 15.

Claims (8)

What is claimed is:
1. An oscillator comprising:
a differential-transistor voltage comparator comprised of differentially-connected-for-alternate-conduction first and second NPN transistors, first and second PNP transistors each having an emitter connected to the base of said first and second NPN transistors, respectively, a first and second current source connected to said emitters of said first and second PNP transistors, respectively;
a capacitor;
a means for charging said capacitor
a means for connecting said capacitor to one input of said comparator at the base of said second PNP transistor;
a means for applying a high reference voltage at the other input of said comparator at the base of said first PNP transistor when said first NPN transistor is conducting and for applying a relatively low reference voltage at said other comparator input when said second NPN transistor is conducting; and
a discharging means for discharging said capacitor when said second NPN transistor is conducting.
2. The oscillator of claim 1 additionally comprising a clamping circuit means for limiting the voltage excursions between said bases of said first and second NPN transistors to less than the magnitude of the characteristic reverse breakdown voltage of either base emitter junction of said NPN transistors.
3. The oscillator of claim 2 wherein said clamping circuit means is for limiting said voltage excursions to less than 7 volts.
4. The oscillator of claim 2 wherein said clamping circuit means is comprised of a first PN junction diode connected anode and cathode, respectively, between said first and second NPN transistor bases and a second PN junction diode, respectively, connected anode and cathode, respectively, between said second and first NPN transistor bases.
5. An oscillator comprising:
a pair of busses, one of said busses being adapted to be energized by a more positive DC voltage than the other of said busses;
a comparative circuit comprised of first and second NPN transistors differentially connected with their emitters tied together and connected through one current source to the other of said busses and their collectors connected to said one bus, and first and second PNP transistors having their collectors connected to said other bus and their emitters connected to the bases of said first and second NPN transistors, respectively, and two more current sources connecting said PNP emitters, respectively, to said one bus;
a series circuit comprised of a capacitor having one terminal tied to said other bus and a fourth current source connected to said one bus, the other terminal of said capacitor and said fourth current source being tied to the base of said second PNP transistor;
a discharging means for discharging said capacitor when said second NPN transistor con
ducts; and
a reference voltage generating means for generating a reference voltage at the base of said first PNP transistor that has a high value when said first NPN transistor conducts and has a relatively low value when said second NPN transistor conducts.
6. The oscillator of claim 5 additionally comprising a clamping circuit means for limiting the voltage excursions between said NPN transistors to less than the characteristic reverse breakdown voltage of either base-emitter junction of said NPN transistors.
7. The oscillator of claim 6 wherein said fourth current source is for producing a current proportioned to said positive DC energizing voltage.
8. The oscillator of claim 7 wherein said reference voltage generating means is comprised of a resistive voltage divider connected across said paired busses for making said high reference voltage value proportioned to said positive DC energizing.
US06/678,330 1984-12-05 1984-12-05 Stable frequency sawtooth oscillator Expired - Fee Related US4598259A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US06/678,330 US4598259A (en) 1984-12-05 1984-12-05 Stable frequency sawtooth oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/678,330 US4598259A (en) 1984-12-05 1984-12-05 Stable frequency sawtooth oscillator

Publications (1)

Publication Number Publication Date
US4598259A true US4598259A (en) 1986-07-01

Family

ID=24722354

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/678,330 Expired - Fee Related US4598259A (en) 1984-12-05 1984-12-05 Stable frequency sawtooth oscillator

Country Status (1)

Country Link
US (1) US4598259A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5115317A (en) * 1989-12-22 1992-05-19 Alps Electric Co., Ltd. Tuning apparatus for a television receiver including selectively activated amplifier and local oscillator circuits
US5237222A (en) * 1990-06-01 1993-08-17 Deutsche Thomson-Brandt Gmbh Comparator circuit for an integrator
US5926042A (en) * 1997-12-19 1999-07-20 Advanced Micro Devices, Inc. Precision clock frequency detector having reduced supply voltage dependence
US20050104672A1 (en) * 2003-11-19 2005-05-19 Pham Giao M. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US20090315529A1 (en) * 2008-06-23 2009-12-24 Samsung Electronics Co., Ltd Sawtooth wave generating circuit and switch mode power supply device having the same
US20100120377A1 (en) * 2007-05-11 2010-05-13 Nxp B.V. Dual-mode mixer circuit and method
US20120129474A1 (en) * 2005-12-02 2012-05-24 Sven Mattisson Modulation Method and Apparatus

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3679989A (en) * 1970-11-16 1972-07-25 Rca Corp Clamp circuit for preventing saturation of operational amplifier
US4415869A (en) * 1978-11-27 1983-11-15 U.S. Philips Corporation Sawtooth generator switchable between a free-running state or a synchronizable state
US4450415A (en) * 1981-08-27 1984-05-22 Sprague Electric Company Alterable mode oscillator
US4471326A (en) * 1981-04-30 1984-09-11 Rca Corporation Current supplying circuit as for an oscillator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3679989A (en) * 1970-11-16 1972-07-25 Rca Corp Clamp circuit for preventing saturation of operational amplifier
US4415869A (en) * 1978-11-27 1983-11-15 U.S. Philips Corporation Sawtooth generator switchable between a free-running state or a synchronizable state
US4471326A (en) * 1981-04-30 1984-09-11 Rca Corporation Current supplying circuit as for an oscillator
US4450415A (en) * 1981-08-27 1984-05-22 Sprague Electric Company Alterable mode oscillator

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5115317A (en) * 1989-12-22 1992-05-19 Alps Electric Co., Ltd. Tuning apparatus for a television receiver including selectively activated amplifier and local oscillator circuits
US5237222A (en) * 1990-06-01 1993-08-17 Deutsche Thomson-Brandt Gmbh Comparator circuit for an integrator
US5926042A (en) * 1997-12-19 1999-07-20 Advanced Micro Devices, Inc. Precision clock frequency detector having reduced supply voltage dependence
US20080042763A1 (en) * 2003-11-19 2008-02-21 Power Integrations, Inc. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US7034625B2 (en) 2003-11-19 2006-04-25 Power Integrations, Inc. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US7304547B2 (en) 2003-11-19 2007-12-04 Power Integrations, Inc. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US20050104672A1 (en) * 2003-11-19 2005-05-19 Pham Giao M. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US7492229B2 (en) 2003-11-19 2009-02-17 Power Integrations, Inc. Method and apparatus to improve frequency stability of an integrated circuit oscillator
US20120129474A1 (en) * 2005-12-02 2012-05-24 Sven Mattisson Modulation Method and Apparatus
US8588712B2 (en) * 2005-12-02 2013-11-19 Telefonaktiebolaget L M Ericsson (Publ) Modulation method and apparatus
US20100120377A1 (en) * 2007-05-11 2010-05-13 Nxp B.V. Dual-mode mixer circuit and method
US8260223B2 (en) * 2007-05-11 2012-09-04 Nxp B.V. Dual-mode mixer circuit and method
US20090315529A1 (en) * 2008-06-23 2009-12-24 Samsung Electronics Co., Ltd Sawtooth wave generating circuit and switch mode power supply device having the same
US8890586B2 (en) 2008-06-23 2014-11-18 Samsung Electronics Co., Ltd. Sawtooth wave generating circuit and switch mode power supply device having the same

Similar Documents

Publication Publication Date Title
US4602322A (en) Transistor rectifier
EP0415244B1 (en) Adaptive compensating ramp generator for current-mode DC/DC converters
US3959714A (en) Transient turn-on protection circuit for power supplies
US5656965A (en) Turn-off circuitry for a high-speed switching regulator drive circuit
EP0085812A1 (en) Base drive circuit
JP3270440B2 (en) Low noise step-down switching regulator circuit with programmable slew rate limiter and method of use
US4598259A (en) Stable frequency sawtooth oscillator
US4642746A (en) Circuit arrangement for feeding the regulation and control device of a regulated direct voltage converter
US4801816A (en) Generator of periodial signals, in particular for switch-mode power supplies
US5587650A (en) High precision switching regulator circuit
US4056734A (en) Compensated base drive circuit to regulate saturated transistor current gain
US4737851A (en) On/off control circuitry for television
US4439819A (en) Switching regulator with controlled simulated load
US5239453A (en) DC to DC converter employing a free-running single stage blocking oscillator
US4847520A (en) Fast PNP transistor turn-off circuit
US4417292A (en) Power amplifier protection circuit
JPS632418A (en) Voltage controlled oscillator
US6194936B1 (en) Pulse generator provided with a duty-factor limiting function
JPS6325710A (en) Transistor circuit
US4028612A (en) Dynamic current limiter for switching voltage regulators
JPS61114615A (en) Monolithic integrated switching control circuit for transistor
US3449679A (en) Audio amplifier circuits and the like
US3683266A (en) Inverter circuit using transistors
CN215072141U (en) Auxiliary power supply circuit of DC input switching power supply
JPH034154Y2 (en)

Legal Events

Date Code Title Description
AS Assignment

Owner name: SPRAGUE ELECTRIC COMPANY, NORTH ADAMS, MASSACHUSET

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:GONTOWSKI, WALTER S. JR.;REEL/FRAME:004519/0590

Effective date: 19841226

Owner name: SPRAGUE ELECTRIC COMPANY, A CORP OF MASSACHUSETTS,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GONTOWSKI, WALTER S. JR.;REEL/FRAME:004519/0590

Effective date: 19841226

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: ALLEGRO MICROSYSTEMS, INC., A CORP. OF DE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:SPRAGUE ELECTRIC COMPANY, A CORP. OF MA;REEL/FRAME:005610/0139

Effective date: 19910131

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19980701

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362