US2915686A - Diode matrix - Google Patents

Diode matrix Download PDF

Info

Publication number
US2915686A
US2915686A US757743A US75774358A US2915686A US 2915686 A US2915686 A US 2915686A US 757743 A US757743 A US 757743A US 75774358 A US75774358 A US 75774358A US 2915686 A US2915686 A US 2915686A
Authority
US
United States
Prior art keywords
wires
matrix
diode matrix
warp
diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US757743A
Inventor
Ernest J Schubert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Priority to US757743A priority Critical patent/US2915686A/en
Application granted granted Critical
Publication of US2915686A publication Critical patent/US2915686A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/06Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising selenium or tellurium in uncombined form other than as impurities in semiconductor bodies of other materials
    • H01L21/10Preliminary treatment of the selenium or tellurium, its application to the foundation plate, or the subsequent treatment of the combination
    • H01L21/108Provision of discrete insulating layers, i.e. non-genetic barrier layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/926Elongated lead extending axially through another elongated lead
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/4902Electromagnet, transformer or inductor
    • Y10T29/49069Data storage inductor or core

Definitions

  • Diode matrices are extensively used in data processing equipment. They are manufactured by wiring individual diodes into desired networks and therefore are large and bulky. For this reason much effort has been spent in searching for matrices of minimum size.
  • Fig. l is a perspective view of a diode matrix constructed in accordance with the principles of the invention.
  • Fig. 2 is a diagrammatic plan View on a greatly enlarged scale of a matrix in accordance with the invention
  • Fig. 3 is a sectional view taken along line 3-3 of Fig. 1;
  • Fig. 4 is a sectional view taken along line 44 of Fig. 2.
  • the novel diode matrix comprises a wire mesh structure formed with two different types of wires, one of which forms the warp Wires while the other forms the woof wires of the mesh.
  • Either the warp or the woof wires are treated in such a way as to form a thin rectifying layer on the surface thereof, at least at the crossover points of the other wires, the latter being of the usual conductor type.
  • Certain of the crossover points of the warp and woof wires are bonded together to form diode junctions, while at other crossover points where no rectifying effect is desired, the wires are insulated from each other.
  • the numeral designates a diode matrix formed in accordance with the concepts of the invention.
  • the matrix is formed by a plurality of warp and woof conductor wires 11 and 12 respectively, interlaced to form a wire mesh structure similar to window screening.
  • the core 13 of the warp wires 11, as seen in Figs. 3 and 4 is formed of a suitable conductive material, such as nickel or aluminum, on which is deposited by any suitable well-known method, such as evaporation, a thin layer 14 of a semi-conductor. If selenium is used, then after being deposited on the wire, the selenium is treated, as by heat of suflicient temperature, to form a rectifying layer on the wire. While in the present embodiment, and for convenience in manufacture, it is contemplated that the whole length of the wire be coated with the semi-conductive layer, it should be understood that this coating may be placed on the warp wires only in the areas where they contact the woof wires 12. Any suitable electrically conductive metal, such as soft silver, or copper may be used for the woof wires.
  • the warp wires are provided with a coating of insulating material 15 at selected cross-over points, to electrically insulate those particular crossover points from the woof wires.
  • the other crossover points are bonded together in any suitable manner as indicated at 16, such as by dip soldering or spraying with a metal of low melting point through a mask, thus to form the desired rectifying or diode junctions.
  • the wire mesh assembly is then cast or potted in a suitable insulating material such as epoxy resin, which is later hardened, thus to hermetically house the matrix in a solid insulating block 17.
  • a suitable insulating material such as epoxy resin
  • the warp and woof wires may be of extremely small diameter, six or eight mils, for example, aud eight of each to the inch, making a total of 64 crossover points per inch, much more than any matrix structure heretofore known.
  • the invention provides a novel diode matrix of extremely compact structure which is easy and simple to manufacture at relatively small cost.
  • a diode matrix structure comprising a plurality of warp wires, a plurality of woof wires interlaced with said warp wires to form a wire mesh with multiple crossover points, a rectifying layer deposited on one of said plurality of wires at least at certain of said crossover points where said warp and woof wires are contacting thus to form current rectifying junctures at such a crossover point, and means for insulating the wires from each other at the other of said crossover points.
  • a diode matrix comprising a first plurality of closely I spaced parallel conductors, a thin rectifying coating on said Wires, a second plurality of closely spaced parallel conductors interlaced with said first plurality of conductors substantially at right angles thereto thus to form a line wire mesh having multiple crossover points, means connecting said crossing wires in current rectifying relationship at certain of said crossover points to form an information processing diode matrix, and means to insulate the others of said crossover points from such rectifying relationship.

Description

Dec. 1, 1959 E. J. SCHUBE'RT' 2,915,686
DIODE MATRIX Filed Aug. 28, 1958 IO INVENTOR.
ERNEST J. SCHUBERT AGENT United States Patent 2,915,686 DIODE MATRIX Ernest J. Schubert, 'Berwyn, Pa., assignor to Burroughs Corporation, Detroit, Mich, a corporation of Michigan Application August 28, 1958, Serial No. 757,743 6 Claims. (Cl. 317-234) The invention hereinafter described and claimed relates to diode matrices for use as switching networks or permanent storage devices, e.g., as decoders or encoders for processing information in digital systems.
Diode matrices are extensively used in data processing equipment. They are manufactured by wiring individual diodes into desired networks and therefore are large and bulky. For this reason much effort has been spent in searching for matrices of minimum size.
It is an object of the present invention to provide an efiicient and inexpensive diode matrix of extremely small and compact form affording far more diodes in a given area than heretofore thought possible.
Other features, objects and advantages of the invention will be apparent from the following specification when taken with the accompanying drawing in which:
Fig. l is a perspective view of a diode matrix constructed in accordance with the principles of the invention;
Fig. 2 is a diagrammatic plan View on a greatly enlarged scale of a matrix in accordance with the invention;
Fig. 3 is a sectional view taken along line 3-3 of Fig. 1; and
Fig. 4 is a sectional view taken along line 44 of Fig. 2.
In accordance with the invention and first briefly described the novel diode matrix comprises a wire mesh structure formed with two different types of wires, one of which forms the warp Wires while the other forms the woof wires of the mesh. Either the warp or the woof wires are treated in such a way as to form a thin rectifying layer on the surface thereof, at least at the crossover points of the other wires, the latter being of the usual conductor type. Certain of the crossover points of the warp and woof wires are bonded together to form diode junctions, while at other crossover points where no rectifying effect is desired, the wires are insulated from each other.
More specifically, and with reference to the various figures of the drawings illustrating a preferred form of the invention, and first to Fig. 1 thereof, the numeral designates a diode matrix formed in accordance with the concepts of the invention. In Fig. 2, it is seen that the matrix is formed by a plurality of warp and woof conductor wires 11 and 12 respectively, interlaced to form a wire mesh structure similar to window screening.
The core 13 of the warp wires 11, as seen in Figs. 3 and 4 is formed of a suitable conductive material, such as nickel or aluminum, on which is deposited by any suitable well-known method, such as evaporation, a thin layer 14 of a semi-conductor. If selenium is used, then after being deposited on the wire, the selenium is treated, as by heat of suflicient temperature, to form a rectifying layer on the wire. While in the present embodiment, and for convenience in manufacture, it is contemplated that the whole length of the wire be coated with the semi-conductive layer, it should be understood that this coating may be placed on the warp wires only in the areas where they contact the woof wires 12. Any suitable electrically conductive metal, such as soft silver, or copper may be used for the woof wires.
2,915,686 Patented Dec. 1, 1959 To form the desired matrix pattern, as seen in Fig. 2, certain of the warp wires are provided with a coating of insulating material 15 at selected cross-over points, to electrically insulate those particular crossover points from the woof wires. The other crossover points are bonded together in any suitable manner as indicated at 16, such as by dip soldering or spraying with a metal of low melting point through a mask, thus to form the desired rectifying or diode junctions. In this, the preferred form of the invention, the wire mesh assembly is then cast or potted in a suitable insulating material such as epoxy resin, which is later hardened, thus to hermetically house the matrix in a solid insulating block 17. As shown in Fig. l, the ends of the warp and woof Wires extend beyond the housing to provide means for connecting the matrix to associated circuitry.
While the drawings show the matrix on an enlarged scale, a particular advantage of this structure is its ability to provide a matrix of extremely small and compact construction. To illustrate, the warp and woof wires may be of extremely small diameter, six or eight mils, for example, aud eight of each to the inch, making a total of 64 crossover points per inch, much more than any matrix structure heretofore known.
It is now evident from the above that the invention provides a novel diode matrix of extremely compact structure which is easy and simple to manufacture at relatively small cost.
I claim:
1. A diode matrix structure comprising a plurality of warp wires, a plurality of woof wires interlaced with said warp wires to form a wire mesh with multiple crossover points, a rectifying layer deposited on one of said plurality of wires at least at certain of said crossover points where said warp and woof wires are contacting thus to form current rectifying junctures at such a crossover point, and means for insulating the wires from each other at the other of said crossover points.
2. A diode matrix in accordance with claim 1 and further including means bonding together the wires at the rectifying crossover points.
3. A diode matrix according to claim 2 wherein said wire mesh is potted in a manner hermetically sealing said matrix yet leaving the ends of the wires exposed for connection of the matrix to associated circuitry.
4. A diode matrix comprising a first plurality of closely I spaced parallel conductors, a thin rectifying coating on said Wires, a second plurality of closely spaced parallel conductors interlaced with said first plurality of conductors substantially at right angles thereto thus to form a line wire mesh having multiple crossover points, means connecting said crossing wires in current rectifying relationship at certain of said crossover points to form an information processing diode matrix, and means to insulate the others of said crossover points from such rectifying relationship.
5. A construction according to claim 4 and further including means to house said wire mesh with the ends of said wires extending outside of said housing for ready connection to associated circuitry.
6. A construction in accordance with claim 5 wherein said housing is provided by a solid mass of electrically insulating material.
References Cited in the file of this patent UNITED STATES PATENTS 2,821,691 Andre et a1. Jan. 28, 1958 2,879,458 Schubert Mar. 24, 1959 FOREIGN PATENTS 202,082 Australia June 6, 1956
US757743A 1958-08-28 1958-08-28 Diode matrix Expired - Lifetime US2915686A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US757743A US2915686A (en) 1958-08-28 1958-08-28 Diode matrix

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US757743A US2915686A (en) 1958-08-28 1958-08-28 Diode matrix

Publications (1)

Publication Number Publication Date
US2915686A true US2915686A (en) 1959-12-01

Family

ID=25049042

Family Applications (1)

Application Number Title Priority Date Filing Date
US757743A Expired - Lifetime US2915686A (en) 1958-08-28 1958-08-28 Diode matrix

Country Status (1)

Country Link
US (1) US2915686A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3270399A (en) * 1962-04-24 1966-09-06 Burroughs Corp Method of fabricating semiconductor devices
US3315248A (en) * 1963-12-09 1967-04-18 Burroughs Corp Display tube having an encapsulated diode switching matrix
US3436813A (en) * 1964-02-06 1969-04-08 Trw Inc Information storage devices
US3451126A (en) * 1964-08-08 1969-06-24 Rikagaku Kenkyusho Method of making a woven fiber circuit element
US3478425A (en) * 1966-01-31 1969-11-18 Int Standard Electric Corp Method of making an electrical assembly
US3656231A (en) * 1968-06-12 1972-04-18 Science Res Council Method of insulating electrical conductors
US5892558A (en) * 1997-06-26 1999-04-06 Gl Displays, Inc. Wire electrode structure based on 2 or 3 terminal device employed in a liquid crystal display
US20030114556A1 (en) * 2001-09-12 2003-06-19 Irene Jennrich Casting compound having a high thermal stability

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2821691A (en) * 1953-11-07 1958-01-28 Int Standard Electric Corp Matrix for detachably mounting electrical components
US2879458A (en) * 1957-10-30 1959-03-24 Westinghouse Electric Corp Diode matrix

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2821691A (en) * 1953-11-07 1958-01-28 Int Standard Electric Corp Matrix for detachably mounting electrical components
US2879458A (en) * 1957-10-30 1959-03-24 Westinghouse Electric Corp Diode matrix

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3270399A (en) * 1962-04-24 1966-09-06 Burroughs Corp Method of fabricating semiconductor devices
US3315248A (en) * 1963-12-09 1967-04-18 Burroughs Corp Display tube having an encapsulated diode switching matrix
US3436813A (en) * 1964-02-06 1969-04-08 Trw Inc Information storage devices
US3451126A (en) * 1964-08-08 1969-06-24 Rikagaku Kenkyusho Method of making a woven fiber circuit element
US3478425A (en) * 1966-01-31 1969-11-18 Int Standard Electric Corp Method of making an electrical assembly
US3656231A (en) * 1968-06-12 1972-04-18 Science Res Council Method of insulating electrical conductors
US5892558A (en) * 1997-06-26 1999-04-06 Gl Displays, Inc. Wire electrode structure based on 2 or 3 terminal device employed in a liquid crystal display
US20030114556A1 (en) * 2001-09-12 2003-06-19 Irene Jennrich Casting compound having a high thermal stability

Similar Documents

Publication Publication Date Title
US2890395A (en) Semiconductor construction
US2700150A (en) Means for manufacturing magnetic memory arrays
US2971138A (en) Circuit microelement
US3701838A (en) Circuit board
US4530152A (en) Method for encapsulating semiconductor components using temporary substrates
US3689991A (en) A method of manufacturing a semiconductor device utilizing a flexible carrier
US3885304A (en) Electric circuit arrangement and method of making the same
US3256587A (en) Method of making vertically and horizontally integrated microcircuitry
KR960030391A (en) Electronic package
KR970077572A (en) Circuit tape with adhesive film, semiconductor device and manufacturing method thereof
US2915686A (en) Diode matrix
JPH0447977B2 (en)
US3555365A (en) Integrated circuit matrix having parallel circuit strips
GB1292636A (en) Semiconductor devices and methods for their fabrication
US3231797A (en) Semiconductor device
US3558994A (en) Electrical component supporting structure with improved mounting and electrical connector means
US3604989A (en) Structure for rigidly mounting a semiconductor chip on a lead-out base plate
US3273029A (en) Method of attaching leads to a semiconductor body and the article formed thereby
US3460113A (en) Magnetic memory device with grooved substrate containing bit drive lines
US3221215A (en) Device comprising a plurality of electrical components
US3273134A (en) Printed circuit assemblies of magnetic cores
US3386009A (en) Interconnection structure for integrated circuits and the like
US3414784A (en) Electrical structural element having closely neighboring terminal contacts and method of making it
GB1020151A (en) Electrical semiconductor device
US3971062A (en) Semiconductor arrangement