US20210202321A1 - High Voltage Devices - Google Patents
High Voltage Devices Download PDFInfo
- Publication number
- US20210202321A1 US20210202321A1 US16/942,514 US202016942514A US2021202321A1 US 20210202321 A1 US20210202321 A1 US 20210202321A1 US 202016942514 A US202016942514 A US 202016942514A US 2021202321 A1 US2021202321 A1 US 2021202321A1
- Authority
- US
- United States
- Prior art keywords
- active region
- voltage
- width
- layer
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims abstract description 95
- 239000004065 semiconductor Substances 0.000 claims abstract description 89
- 239000000758 substrate Substances 0.000 claims abstract description 35
- 125000006850 spacer group Chemical group 0.000 claims description 40
- 239000000463 material Substances 0.000 claims description 33
- 238000005530 etching Methods 0.000 claims description 29
- 238000000059 patterning Methods 0.000 claims description 17
- 238000000151 deposition Methods 0.000 claims description 11
- 239000006117 anti-reflective coating Substances 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 177
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- 230000015572 biosynthetic process Effects 0.000 description 11
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 6
- 230000005855 radiation Effects 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000000470 constituent Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000000226 double patterning lithography Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- -1 for example Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- SKJCKYVIQGBWTN-UHFFFAOYSA-N (4-hydroxyphenyl) methanesulfonate Chemical compound CS(=O)(=O)OC1=CC=C(O)C=C1 SKJCKYVIQGBWTN-UHFFFAOYSA-N 0.000 description 1
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 description 1
- MARUHZGHZWCEQU-UHFFFAOYSA-N 5-phenyl-2h-tetrazole Chemical compound C1=CC=CC=C1C1=NNN=N1 MARUHZGHZWCEQU-UHFFFAOYSA-N 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- UCKMPCXJQFINFW-UHFFFAOYSA-N Sulphide Chemical compound [S-2] UCKMPCXJQFINFW-UHFFFAOYSA-N 0.000 description 1
- 239000005083 Zinc sulfide Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
- 229910052984 zinc sulfide Inorganic materials 0.000 description 1
- DRDVZXDWVBGGMH-UHFFFAOYSA-N zinc;sulfide Chemical compound [S-2].[Zn+2] DRDVZXDWVBGGMH-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
Definitions
- IC semiconductor integrated circuit
- functional density i.e., the number of interconnected devices per chip area
- geometry size i.e., the smallest component (or line) that can be created using a fabrication process
- This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs.
- scaling down has also been accompanied by increased complexity in design and manufacturing of devices incorporating these ICs, and, for these advances to be realized, similar developments in device fabrication are needed.
- HCI hot carrier injection
- HCE hot carrier effect
- HCI is especially relevant to input/output (I/O) devices as they interface external circuitry operating at the supply voltage.
- Conventional techniques such as increasing channel lengths and increasing gate dielectric thicknesses, have been implemented to alleviate impact brought about by HCI.
- these conventional techniques may not satisfactorily address the device degradation or leakage due to HCI.
- FIG. 1 is a flowchart of a method for fabricating a semiconductor device according to various aspects of the present disclosure.
- FIGS. 2 through 16 are fragmentary schematic cross-sectional views of a workpiece at various fabrication stages, such as those associated with the method in FIG. 1 , according to various aspects of the present disclosure.
- FIGS. 17 and 18 are fragmentary schematic cross-sectional views of semiconductor devices according to various aspects of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- a feature on, connected to, and/or coupled to another feature in the present disclosure may include embodiments in which the features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the features, such that the features may not be in direct contact.
- spatially relative terms for example, “lower,” “upper,” “horizontal,” “vertical,” “above,” “over,” “below,” “beneath,” “up,” “down,” “top,” “bottom,” etc., as well as derivatives thereof (e.g., “horizontally,” “downwardly,” “upwardly,” etc.) are used for ease of the present disclosure of one features relationship to another feature.
- the spatially relative terms are intended to cover different orientations of the device including the features.
- the present disclosure is related to a structure for high voltage applications and methods of forming the same. Particularly, the present disclosure is related to input/output (I/O) transistors that interface between core devices in core device regions and external circuits.
- I/O transistors according to the present disclosure include semiconductor fins that are wider than the semiconductor fins in core device regions. In some implementations, the wider semiconductor fins may be referred to as a mesa.
- I/O transistors according to the present disclosure include a combination of first semiconductor fins that are similar in size to semiconductor fins in core device regions as well as second semiconductor fins that are wider than the first semiconductor fins. The wider semiconductor fins allow I/O transistors of the present disclosure to operate at a voltage equal to or greater than 3.3V. Methods for forming the I/O transistors of the present disclosure are also provided.
- HCI hot carrier injection
- HCE hot carrier effect
- FinFETs fin field effect transistors
- SCE short channel effect
- I/O input/output
- I/O FinFET devices Conventionally, lengthened gates and thicker gate dielectric layers have been implemented to I/O FinFET devices to remedy the damages and device failure as a result of HCI.
- these conventional techniques may be effective, they may not yield reliable I/O FinFET devices with good lifetime.
- Some other conventional techniques involve use of additional circuitry to lower the supply voltage to avoid the HCI at the I/O FinFET devices.
- adding additional circuitry means additional cost and may not always be desirable.
- a hard mask layer is deposited over a substrate having a first area and a second area. Double-patterning or multiple-patterning techniques are then used to form spacer features over the hard mask layer in the first area and photolithography techniques are used to form material features over the hard mask layer in the second area. Each of the material features is wider than each of the spacer features. The material features and the spacer features are then used as an etch mask to pattern the hard mask layer. The patterned hard mask layer is then used to pattern the substrate so as to form first active regions in the first area and second active regions in the second area. The narrower first active regions may be used to form core devices and I/O FinFET devices and the wider second active regions may be used to form I/O FinFET devices suitable for operation at the supply voltage, such as about 3.3 V or more.
- FIG. 1 is a flowchart of a method 100 for fabricating a semiconductor device according to various aspects of the present disclosure.
- the semiconductor device includes multi-gate transistors where a gate structure wraps around multiple sides of an active region in its channel region. Examples of multi-gate transistors include FinFETs.
- Method 100 is merely an example and is not intended to limit the present disclosure to what is explicitly illustrated in method 100 . Additional steps can be provided before, during, and after method 100 , and some of the steps described can be moved, replaced, or eliminated for additional embodiments of method 100 . Not all steps are described herein in detail for reasons of simplicity.
- Method 100 will be described below in conjunction with the fragmentary cross-sectional views of a workpiece 200 shown in FIGS. 2-16 . Because a semiconductor device will be formed from the workpiece 200 , the workpiece 200 may be referred to as semiconductor device 200 as the context requires.
- the semiconductor device 200 may be included in a microprocessor, a memory, and/or other integrated circuit (IC) device.
- the semiconductor device 200 may be a portion of an IC chip, a system on chip (SoC), or portion thereof, that includes various passive and active microelectronic devices such as resistors, capacitors, inductors, diodes, metal-oxide semiconductor field effect transistors (MOSFETs), complementary metal-oxide semiconductor (CMOS) transistors, bipolar junction transistors (BJTs), laterally diffused MOS (LDMOS) transistors, high voltage transistors, high frequency transistors, other suitable components, or combinations thereof. Illustrations of the semiconductor device 200 in FIGS. 2-16 have been simplified for the sake of clarity to better understand the inventive concepts of the present disclosure. Additional features can be added in semiconductor device 200 , and some of the features described below can be replaced, modified, or eliminated in other embodiments of semiconductor device 200 .
- method 100 includes a block 102 where a workpiece 200 that includes a substrate 202 is received.
- workpiece 200 is used herein to refer to the workpiece that undergoes method 100 . This is so even when FIG. 2 only illustrate substrate 202 , on which more layers and features will be formed in subsequent operations.
- the substrate 202 has a first area 1000 and a second area 2000 .
- substrate 202 is a bulk substrate that includes silicon.
- substrate 202 includes a bulk substrate (including, for example, silicon) and one or more material layers disposed over the bulk substrate.
- the one or more material layers can include a semiconductor layer stack having various semiconductor layers (such as a heterostructure) disposed over the bulk substrate, where the semiconductor layer stack is subsequently patterned to form fins.
- the semiconductor layers can include any suitable semiconductor materials, such as silicon, germanium, silicon germanium, other suitable semiconductor materials, or combinations thereof.
- the semiconductor layers can include same or different materials, etching rates, constituent atomic percentages, constituent weight percentages, thicknesses, and/or configurations depending on design requirements of the semiconductor device 200 .
- the semiconductor layer stack includes alternating semiconductor layers, such as semiconductor layers composed of a first material and semiconductor layers composed of a second material.
- the semiconductor layer stack alternates silicon layers and silicon germanium layers (for example, Si/SiGe/Si from bottom to top).
- the semiconductor layer stack includes semiconductor layers of the same material but with alternating constituent atomic percentages, such as semiconductor layers having a constituent of a first atomic percent and semiconductor layers having the constituent of a second atomic percent.
- the semiconductor layer stack includes silicon germanium layers having alternating silicon and/or germanium atomic percentages (for example, Si a Ge b /Si c Ge d /Si a Ge b from bottom to top, where a, c are different atomic percentages of silicon and b, d are different atomic percentages of germanium).
- the bulk substrate 202 and/or the one or more material layers include another elementary semiconductor, such as germanium; a compound semiconductor, such as silicon carbide, silicon phosphide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, indium antimonide, zinc oxide, zinc selenide, zinc sulfide, zinc telluride, cadmium selenide, cadnium sulfide, and/or cadmium telluride; an alloy semiconductor, such as SiGe, SiPC, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; other group III-V materials; other group II-V materials; or combinations thereof.
- germanium germanium
- a compound semiconductor such as silicon carbide, silicon phosphide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, indium antimonide, zinc
- substrate 202 is a semiconductor-on-insulator substrate, such as a silicon-on-insulator (SOI) substrate, a silicon germanium-on-insulator (SGOI) substrate, or a germanium-on-insulator (GOI) substrate.
- SOI silicon-on-insulator
- SGOI silicon germanium-on-insulator
- GOI germanium-on-insulator
- Semiconductor-on-insulator substrates can be fabricated using separation by implantation of oxygen (SIMOX), wafer bonding, and/or other suitable methods.
- the first area 1000 is a core device area, over which logic devices and memory devices may be formed while the second area 2000 is an input/output (I/O) area, over which I/O devices may be formed.
- the first area 1000 is a hybrid area that includes logic devices, memory devices as well as I/O devices while the second area 2000 includes only I/O devices.
- method 100 includes a block 104 where a hard mask layer 204 is deposited over the substrate 202 .
- the hard mask layer 204 may be a single layer or a multi-layer.
- the hard mask layer 204 is a multi-layer that includes a first layer 206 and a second layer 208 over the first layer 206 .
- the first layer 206 may be formed of silicon nitride, silicon oxynitride, silicon carbonitride, or other suitable dielectric material and the second layer 208 may be formed of silicon oxide or other suitable dielectric material.
- first layer 206 and the second layer 208 are selected such that they have different etching selectivities with respect to the etch process.
- the first layer 206 may have a thickness between about 200 ⁇ and about 500 ⁇ and the second layer 208 may have a thickness between about 300 ⁇ and about 700 ⁇ .
- the first layer 206 is formed of silicon nitride and has a thickness between about 300 ⁇ and about 400 ⁇ while the second layer 208 is formed of silicon oxide and has a thickness between about 450 ⁇ and about 550 ⁇ .
- the hard mask 204 may be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), or other suitable deposition technique.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- a pad oxide layer 203 may be formed over the substrate 202 before the deposition of the hard mask layer 204 to improve adhesion of the hard mask layer 204 .
- the pad oxide layer 203 may be formed by thermal oxidation, ALD, CVD, or a suitable method. In some instances, the pad oxide layer 203 has a thickness between about 30 ⁇ and about50 ⁇ .
- method 100 includes a block 106 where a plurality of spacer features 212 are formed over the hard mask layer 204 in the first area 1000 .
- the plurality of spacer features 212 may be transient features formed in a multiple-patterning process, such as a double patterning lithography (DPL) process (for example, a lithography-etch-lithography-etch (LELE) process, a self-aligned double patterning (SADP) process, a spacer-is-dielectric patterning (SIDP) process, other double patterning process, or combinations thereof), a triple patterning process (for example, a lithography-etch-lithography-etch-lithography-etch (LELELE) process, a self-aligned triple patterning (SATP) process, other triple patterning process, or combinations thereof), other multiple patterning process (for example, self-aligned quadruple patterning (SAQP) process), or combinations thereof.
- DPL double patterning lithography
- LELE lithography-etch
- a sacrificial layer 209 is deposited over the hard mask layer 204 .
- the sacrificial layer 209 may be a silicon nitride or a polysilicon layer deposited using CVD, low pressure CVD (LPCVD), ALD, or a suitable method and may be formed to a thickness between about 1000 ⁇ and about 1400 ⁇ , such as between 1100 ⁇ and about 1300 ⁇ .
- the sacrificial layer 209 is patterned using a photolithography process to form mandrel features 210 shown in FIG. 5 .
- a photoresist layer (not shown) is deposited over the sacrificial layer 209 using spin-on coating and then the photoresist layer is baked in a pre-exposure baking process.
- the photoresist layer may be a single layer or a multi-layer, such as a tri-layer.
- the pre-baked photoresist layer is then exposed to a radiation reflected from or transmitting through a photomask with a pattern.
- the exposed photoresist layer is then baked in a post-exposure baking process and developed in a developing process.
- the radiation source may be an excimer laser light source, an ultraviolet (UV) source, a deep UV (DUV) source, or an extreme UV (EUV) source.
- the photoresist layer is selected to be sensitive to the radiation, exposed (or non-exposed) portions of the photoresist layer undergo chemical changes to become soluble in a developer solution during the developing process.
- the resultant patterned photoresist layer carries a pattern that corresponds to that of the mask.
- the patterned photoresist layer can then be used as an etch mask during an etching process to remove portions of the underlying sacrificial layer 209 .
- the etching process can include a dry etching process (for example, a reactive ion etching (RIE) process), a wet etching process, other suitable etching process, or combinations thereof.
- RIE reactive ion etching
- the patterned photoresist layer can be removed by ashing or a suitable method.
- the exposure process can implement maskless lithography, electron-beam writing, ion-beam writing and/or nanoprint technology.
- mandrel features 210 shown in FIG. 5 are formed over the hard mask layer 204 in the first area 1000 .
- a spacer layer 211 is then blanketly deposited over the workpiece 200 , including over the mandrel features 210 in the first area 1000 .
- the spacer layer 211 is deposited along top surfaces and sidewalls of the mandrel features 210 .
- the spacer layer 211 may be formed of a material that has an etching selectivity different from that of the mandrel features 210 such that the mandrel features 210 may be selectively removed at a subsequent process.
- the spacer layer 211 may be formed of silicon nitride, silicon oxynitride, silicon carbonitride, silicon carbide, or other suitable materials.
- the spacer layer 211 is then etched back to expose top surfaces of the mandrel features 210 .
- the etch back of the spacer layer 211 leaves behind vertical portions of the spacer layer 211 that extend along sidewalls of the mandrel features 210 while horizontal portions of the spacer layer 211 that cover the top surface of the hard mask layer 204 is removed.
- the exposure of the mandrel features 210 allows the mandrel features 210 to be selectively removed, thereby forming the plurality of spacer features 212 over the hard mask layer 204 in the first area 1000 .
- method 100 includes a block 108 where a bottom antireflective coating (BARC) layer 214 is blanketly deposited over the substrate 202 .
- BARC bottom antireflective coating
- the BARC layer 214 may include silicon oxynitride, a polymer, or a suitable material.
- the BARC layer 214 may be deposited using spin-on coating, CVD, or other suitable method.
- method 100 includes a block 110 where the BARC layer 214 is patterned to form a material feature 217 in the second area 2000 .
- a photoresist layer may be deposited over the BARC layer 214 using spin-on coating and then the photoresist layer is baked in a pre-exposure baking process.
- the photoresist layer may be a single layer or a multi-layer, such as a tri-layer.
- the pre-baked photoresist layer is then exposed to a radiation reflected from or transmitting through a photomask with a pattern.
- the exposed photoresist layer is then baked in a post-exposure baking process and developed in a developing process.
- the radiation source may be an excimer laser light source, an ultraviolet (UV) source, a deep UV (DUV) source, or an extreme UV (EUV) source.
- UV ultraviolet
- DUV deep UV
- EUV extreme UV
- the resultant patterned photoresist layer 216 carries a pattern that corresponds to that of the mask.
- the patterned photoresist layer 216 can then be used as an etch mask during an etching process to remove portions of the underlying BARC layer 214 to form the material feature 217 over the hard mask layer 204 in the second area 2000 , as shown in FIG. 9 .
- the etching process can include a dry etching process (for example, a reactive ion etching (RIE) process), a wet etching process, other suitable etching process, or combinations thereof.
- RIE reactive ion etching
- method 100 includes a block 112 where the hard mask layer 204 is patterned using the plurality of spacer features 212 and the patterned BARC layer 214 as an etch mask.
- operations at block 112 may include more than one etching operations.
- the second layer 208 in FIG. 10 is first etched using the plurality of spacer features 212 and the patterned BARC layer 214 as an etch mask in a first etching process that is suitable for etching the second layer 208 . Then, as shown in FIG.
- the first layer 206 is etched using the plurality of spacer features 212 and the patterned BARC layer 217 as an etch mask in a subsequent second etching process that is suitable for etching the first layer 206 .
- a third etching process may be performed to etch through the pad oxide layer 203 to expose the underlying hard mask layer 204 .
- the second etching process may simultaneously etch both the plurality of spacer features 212 and the first layer 206 . In FIG.
- a thickness of each of the plurality of spacer features 212 may be reduced while the second etching process etches through the first layer 206 .
- the third etching process that follows the second etching process may then be performed to etch through the pad oxide layer 203 .
- the first etching process and the third etching process may include similar chemistry.
- the hard mask layer 204 is patterned to have, in the first area 1000 , mask features corresponding to the plurality of spacer features 212 and, in the second area 2000 , a mask feature corresponding to the patterned BARC layer 214 .
- method 100 includes a block 114 where the substrate 202 is patterned using the patterned hard mask layer 204 as an etch mask.
- the substrate 202 may be anisotropically etched through the patterned hard mask layer 204 .
- the plurality of spacer features 212 over the patterned hard mask layer 204 may be removed, as shown in FIG. 13 .
- the patterning of the hard mask layer 204 at block 114 include first fins 240 (or first semiconductor fins 240 ) in the first area 1000 and second fins 250 (or second semiconductor fins 250 ) in the second area 2000 . While not shown in the fragmentary cross-sectional views in FIG.
- each of the first fins 240 and the second fins 250 extend lengthwise along the Y direction.
- each of first fins 240 includes a first width W 1 along the X direction and each of the second fins 250 include a second width W 2 along the X direction.
- the second width W 2 is greater than the first width W 1 .
- a ratio of the second width W 2 over the first width W 1 (W 2 /W 1 ) is between about 2 and about 600. That is, the second width W 2 is at least twice of the first width W 1 .
- the first width W 1 is between about 5 nm and about 10 nm and the second width W 2 is between about 20 nm and about 6000 nm.
- first fins 240 and the second fins 250 serve as the semiconductor body of devices on the semiconductor device 200
- the first fins 240 may be referred to as first active regions 240 and the second fins 250 may be similarly referred to as the second active regions 250 .
- the second fins 250 may also be referred to as mesas 250 .
- method 100 includes a block 116 where further processes are performed.
- Such further processes may include formation of isolation structures 220 along first and second fins 240 and 250 , formation of a dummy gate dielectric layer over the first fins 240 and the second fins 250 , formation of a dummy gate stack over channel regions of the first fins 240 and the second fins 250 , formation of one or more gate spacer layers over sidewalls of the dummy gate stack, deposition of an interlayer dielectric (ILD) layer over the workpiece, formation of source/drain recesses in source/drain regions, formation of source/drain features in source/drain recesses, removal of the dummy gate stack, formation of the first fins 240 and the second fins 250 , formation of a gate structure 222 (as shown in FIG.
- ILD interlayer dielectric
- the gate structure 222 may include an interfacial layer, a gate dielectric layer over the interfacial layer, one or more work function layer over the gate dielectric layer, and a metal fill layer over the work function layer.
- the gate structure 222 may be divided into a plurality of gate segments shown in FIGS. 15 and 16 .
- the gate structure 222 shown in FIG. 14 may undergo a metal gate cut process to be divided into a first gate segment 224 , a second gate segment 226 , a third gate segment 228 , and a fourth gate segment 230 .
- the first gate segment 224 spans over and wraps around first fins 240 - 1 and 240 - 2
- the second gate segment 226 spans over and wraps around first fins 240 - 3 and 240 - 4
- the third gate segment 228 spans over and wraps around first fins 240 - 5 and 240 - 6
- the fourth gate segment 230 spans over and wraps around the second fin 250 .
- each of the first, second and third gate segments 224 , 226 and 228 controls a core device in the first area 1000 and the fourth gate segment 230 controls an input/output (I/O) device in the second area 2000 .
- I/O input/output
- the semiconductor device 200 may include multiple similar I/O devices in the second area 2000 .
- the first area 1000 is a core device area and the second area 2000 is an I/O device area.
- the core devices in the first area 1000 may have an operating voltage between 0.5 V and about 0.9 V, such as 0.8 V.
- the I/O device in the second area 2000 may operate at an operating voltage between about 2.5 V and about 8 V, such as between about 3.3 V and about 8 V, with good lifetime.
- good lifetime may be defined as being failure-free in a 10-year simulation cycle.
- the I/O device in the second area 2000 serves as the I/O device for the core devices in the first area 1000 .
- double-fin devices are shown in FIG. 15 , they are merely examples and the present disclosure fully contemplates other single fin or other multi-fin devices.
- four gate segments are shown, the present disclosure fully contemplates embodiments with more or less gate segments.
- a ratio of the operating voltage of the core devices in the first area 1000 to the operating voltage of the I/O devices in the second area 2000 may be between about 3 and about 10, including between about 4 and about 10.
- the first area 1000 may be divided into a first sub-area 1000 A and a second sub-area 1000 B.
- Each of the first and second gate segments 224 and 226 controls a core device in the first sub-area 1000 A.
- the third gate segment 228 controls a first I/O device in the second sub-area 1000 B.
- the fourth gate segment 228 controls a second I/O device in the second area 2000 .
- the dummy gate dielectric layer over second sub-area 1000 B is either not removed or not completely removed from the first fins 240 - 5 and 240 - 6 while the dummy gate dielectric layer over the first sub-area 1000 A and the second area 2000 are completely removed.
- the non-removal or incomplete removal of the dummy gate dielectric layer in the second sub-area 1000 B results in a leftover dummy gate dielectric layer 232 in the second sub-area 1000 B, thereby increasing the operating voltage of the first I/O device in the second sub-area 1000 B.
- the composition of the leftover dummy gate dielectric layer 232 is similar to the composition of the interfacial layer that is universally formed in the first area 1000 and the second area 2000 , the presence of the leftover dummy gate dielectric layer 232 has the effect of increasing the thickness of the interfacial layer in the first I/O device in the second sub-area 1000 B.
- the semiconductor device 200 provides two different I/O device area—the second sub-area 1000 B and the second area 2000 .
- the first I/O device in the second sub-area 1000 B has additional leftover dummy gate dielectric layer 232 (or a thicker interfacial layer, in effect) and the second I/O device in the second area 2000 has wider active region.
- the first I/O device may have an operating voltage between about 1.8 V and about 2.75 V and the second I/O device may have an operating voltage between about 2.5 V and about 8 V, including between about 3.3 V and about 8 V.
- the semiconductor device 200 may be compatible with external circuits operating either at the operating voltage of the first I/O device (between about 1.8 V and about 2.75 V) or the operating voltage of the second I/O device (between about 2.5 V and about 8 V, including between about 3.3 V and about 8 V). Due to the formation process representatively illustrated in method 100 in FIG. 1 , the second sub-area 1000 B is disposed between the first sub-area 1000 A and the second area 2000 .
- the present disclosure contemplates further embodiments to meet various design needs. Examples of such further embodiments are illustrated in FIGS. 17 and 18 .
- the semiconductor device 200 in FIG. 17 includes a plurality of third fins 252 in the third area 3000 instead of the second fin 250 in the second area 2000 .
- a fifth gate segment 234 is disposed over the plurality of third fins 252 to control an I/O device in the third area 3000 .
- Each of the plurality of third fins 252 has a third width W 3 , which is greater than the first width W 1 .
- a ratio of the third width W 3 to the first width W 1 may be between about 2 and about 600.
- the third width W 3 of the third fins 252 in FIG. 17 may be smaller than the second width W 2 of the second fins 250 shown in FIG. 16 .
- a ratio of the second width W 2 to the third width W 3 may be between about 2 and about 5.
- the third fins 252 may be referred to as wide fins or mix fins while the second fins 250 may be referred to as mesas.
- the I/O devices in both the second area 2000 and the third area 3000 have an operating voltage between about 2.5 V and about 8 V. In some other embodiments, the operating voltage of the I/O devices in the third area 3000 is smaller than that of the I/O devices in the second area 2000 .
- the semiconductor device 200 illustrated in FIG. 18 represents a combination of the embodiments shown in FIGS. 16 and 17 .
- the semiconductor device 200 in FIG. 18 includes three areas—the first area 1000 , the second area 2000 , and the third area 3000 .
- the different types of active regions in the first, second and third areas 1000 , 2000 and 3000 have been described above and will not be repeated here.
- the semiconductor device 200 in FIG. 18 therefore includes three types of I/O devices.
- the first type of I/O devices are those disposed in the second sub-area 1000 B; the second type of I/O devices are those disposed in the second area 2000 ; and the third type of I/O devices are those disposed in the third area 3000 .
- An example semiconductor device includes a first area and a second area.
- the first area includes core devices formed in first fins and the second area includes input/output (I/O) devices formed in second fins.
- Each of the first fins has a first width W 1 and each of the second fins has a second width W 2 .
- the second width W 2 is greater than the first width W 1 .
- a ratio of the second width W 2 to the first width W 1 may be between about 2 and about 600.
- the greater second width W 2 reduces HCI and allows I/O FinFETs in the second area to operate at a supply voltage between about 2.5 V and about 8 V with good lifetime.
- This example semiconductor device is therefore compatible with external circuits with a supply voltage between 2.5 V and 8 V, such as 3.3 V.
- I/O devices may also be formed in the first fins in the first area such that the semiconductor device may also be compatible with external circuits operating at a different supply voltage.
- a semiconductor device includes a substrate including a core device region and an input/output (I/O) device region, a plurality of core devices in the core device region, each of the plurality of core devices including a first active region extending along a first direction, and a first plurality of input/output (I/O) transistors in the I/O device region.
- Each of the first plurality of I/O transistors includes a second active region extending along the first direction.
- the first active region includes a first width along a second direction perpendicular to the first direction and the second active region includes a second width along the second direction. The second width is greater than the first width.
- a ratio of the second width to the first width is between about 2 and about 600.
- the plurality of core devices operate at a first voltage and the first plurality of I/O transistors operate at a second voltage.
- a ratio of the second voltage to the first voltage is between about 3 and about 10.
- the first voltage is about 0.8 V and the second voltage is between 2.5 V and about 8 V.
- the semiconductor device further includes a first gate structure disposed over the first active region and a second gate structure disposed over the second active region.
- the first gate structure includes a first interfacial layer disposed on the first active region.
- the second gate structure includes a second interfacial layer disposed on the second active region.
- the semiconductor device further includes a second plurality of input/output (I/O) transistors.
- Each of the second plurality of I/O transistors includes a third active region extending along the first direction.
- the third active region includes a third width along the second direction and the third width is substantially identical to the first width.
- the semiconductor device further includes a first gate structure disposed over the first active region, a second gate structure disposed over the second active region, and a third gate structure disposed over the third active region.
- the first gate structure includes a first interfacial layer disposed on the first active region.
- the second gate structure includes a second interfacial layer disposed on the second active region.
- the third gate structure includes a third interfacial layer disposed on the third active region.
- a thickness of the first interfacial layer is substantially similar to a thickness of the second interfacial layer.
- a thickness of the third interfacial layer is greater than the thickness of the first interfacial layer.
- the plurality of core devices operate at a first voltage
- the first plurality of I/O transistors operate at a second voltage
- the second plurality of I/O transistors operate at a third voltage.
- the second voltage is greater than the third voltage and the third voltage is greater than the first voltage.
- the first voltage is between about 0.5 V and about 0.9 V
- the second voltage is between about 2.5 V and about 8 V
- the third voltage is between about 1.8 V and about 2.75 V.
- the second plurality of I/O transistors are disposed between the first plurality of I/O transistors and the plurality of core devices.
- a semiconductor device in another embodiment, includes a substrate, a plurality of core devices each including a first active region extending along a first direction, a first plurality of input/output (I/O) transistors each including a second active region extending along the first direction, and a second plurality of I/O transistors each including a third active region extending along the first direction.
- the first active region includes a first width along a second direction perpendicular to the first direction
- the second active region includes a second width along the second direction
- the third active region includes a third width along the second direction.
- the first width is equal to the second width and the third width is greater than the first width.
- the first plurality of I/O transistors are disposed between the plurality of core devices and the second plurality of I/O transistors.
- the semiconductor further includes a first gate structure disposed over the first active region and extending along the second direction, a second gate structure disposed over the second active region and extending along the second direction, and a third gate structure disposed over the third active region and extending along the second direction.
- the first gate structure includes a first interfacial layer disposed on the first active region and the second gate structure includes a second interfacial layer disposed on the second active region.
- the third gate structure includes a third interfacial layer disposed on the third active region and a thickness of the first interfacial layer is substantially similar to a thickness of the third interfacial layer. A thickness of the second interfacial layer is greater than the thickness of the first interfacial layer.
- the plurality of core devices operate at a first voltage
- the first plurality of I/O transistors operate at a second voltage
- the second plurality of I/O transistors operate at a third voltage
- the third voltage is greater than the second voltage and the second voltage is greater than the first voltage.
- the first voltage is between about 0.5 V and about 0.9 V
- the second voltage is between about 1.8 V and about 2.75 V
- the third voltage is between about 2.5 V and about 8V.
- a method in yet another embodiment, includes providing a substrate including a first area and a second area, depositing a hard mask layer over the substrate, selectively forming a plurality of spacer features over the hard mask layer in the first area, selectively forming a material feature over the hard mask layer in the second area, etching the hard mask layer using the plurality of spacer features and the material feature as an etch mask, thereby forming a patterned hard mask layer, and etching the substrate using the patterned hard mask layer as an etch mask.
- Each of the plurality of spacer features and the material feature extend lengthwise along a first direction.
- Each of plurality of spacer features has a first width along a second direction perpendicular to the first direction.
- the material feature has a second width along the second direction. The second width is greater than the first width.
- the first area includes a core device area and the second area includes an input/output (I/O) device area.
- the selectively forming of the plurality of spacer features includes depositing a sacrificial layer over the hard mask layer, patterning the sacrificial layer to form a plurality of mandrel features, depositing a spacer layer over the mandrel features, etching back the spacer layer to expose top surfaces of the plurality of mandrel features, and selectively removing the plurality of mandrel features.
- the forming of the material feature includes depositing a bottom antireflective coating (BARC) layer over the plurality of spacer features and the hard mask layer and patterning the BARC layer to forming the material feature.
- BARC bottom antireflective coating
- a ratio of the second width to the first width is between about 2 and about 600.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application claims priority to U.S. Provisional Patent Application Serial No. 62/955,092 filed on Dec. 30, 2019, the entire disclosure of which is hereby incorporated herein by reference.
- The semiconductor integrated circuit (IC) industry has experienced rapid growth. In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometry size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs. However, such scaling down has also been accompanied by increased complexity in design and manufacturing of devices incorporating these ICs, and, for these advances to be realized, similar developments in device fabrication are needed.
- The scaling down of the semiconductor devices also reduces thicknesses of gate dielectric layers, which commands reduced gate voltage to avoid device failure. However, the supply voltage from the external circuitry has not kept up with the pace of scaling down of the semiconductor devices. While the thickness of a gate dielectric layer has been reduced multiple-folds, the supply voltage has only been reduced from about 5 volts to about 3.3 volts. This uneven scaling trend has resulted in ever increasing electric fields in the gate dielectric layer near the drain. The increased electric fields in turn leads to hot carrier injection (HCI, or hot carrier effect (HCE)), which describes a phenomenon where charge carriers (electrons or holes) gain high kinetic energy due to presence to high electric field. HCI is not desirable as it degrades device performance and results in leakages. HCI is especially relevant to input/output (I/O) devices as they interface external circuitry operating at the supply voltage. Conventional techniques, such as increasing channel lengths and increasing gate dielectric thicknesses, have been implemented to alleviate impact brought about by HCI. However, these conventional techniques may not satisfactorily address the device degradation or leakage due to HCI.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a flowchart of a method for fabricating a semiconductor device according to various aspects of the present disclosure. -
FIGS. 2 through 16 are fragmentary schematic cross-sectional views of a workpiece at various fabrication stages, such as those associated with the method inFIG. 1 , according to various aspects of the present disclosure. -
FIGS. 17 and 18 are fragmentary schematic cross-sectional views of semiconductor devices according to various aspects of the present disclosure. - It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Moreover, the formation of a feature on, connected to, and/or coupled to another feature in the present disclosure that follows may include embodiments in which the features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the features, such that the features may not be in direct contact. In addition, spatially relative terms, for example, “lower,” “upper,” “horizontal,” “vertical,” “above,” “over,” “below,” “beneath,” “up,” “down,” “top,” “bottom,” etc., as well as derivatives thereof (e.g., “horizontally,” “downwardly,” “upwardly,” etc.) are used for ease of the present disclosure of one features relationship to another feature. The spatially relative terms are intended to cover different orientations of the device including the features.
- Still further, when a number or a range of numbers is described with “about,” “approximate,” and the like, the term is intended to encompass numbers that are within a reasonable range including the number described, such as within +/−10% of the number described or other values as understood by person skilled in the art. For example, the term “about 5 nm” encompasses the dimension range from 4.5 nm to 5.5 nm.
- The present disclosure is related to a structure for high voltage applications and methods of forming the same. Particularly, the present disclosure is related to input/output (I/O) transistors that interface between core devices in core device regions and external circuits. In some embodiments, I/O transistors according to the present disclosure include semiconductor fins that are wider than the semiconductor fins in core device regions. In some implementations, the wider semiconductor fins may be referred to as a mesa. In some alternative embodiments, I/O transistors according to the present disclosure include a combination of first semiconductor fins that are similar in size to semiconductor fins in core device regions as well as second semiconductor fins that are wider than the first semiconductor fins. The wider semiconductor fins allow I/O transistors of the present disclosure to operate at a voltage equal to or greater than 3.3V. Methods for forming the I/O transistors of the present disclosure are also provided.
- The scaling down of semiconductor devices has its fair share of challenges in many aspects. One of the challenges origins from the phenomenon referred to as either hot carrier injection (HCI) or hot carrier effect (HCE). Compared to conventional planar devices, multi-gate devices such as fin field effect transistors (FinFETs) include gate structures that wrap around active regions to provide improved channel control and to combat short channel effect (SCE). The improved channel control of FinFETs may bring about impact ionization due to HCI and increased lateral electric field near the drain, causing damages to gate dielectric layers and device failure. HCI is more prominent when it comes to input/output (I/O) devices where they are operating at a supply voltage from an external circuit, which is much higher than the operating voltage for core devices, such as logic devices or memory devices. Conventionally, lengthened gates and thicker gate dielectric layers have been implemented to I/O FinFET devices to remedy the damages and device failure as a result of HCI. However, while some of these conventional techniques may be effective, they may not yield reliable I/O FinFET devices with good lifetime. Some other conventional techniques involve use of additional circuitry to lower the supply voltage to avoid the HCI at the I/O FinFET devices. However, adding additional circuitry means additional cost and may not always be desirable.
- The present disclosure provides methods for forming semiconductor devices that include I/O FinFET devices with good lifetime when operating at supply voltage from external circuits. In some implementations, a hard mask layer is deposited over a substrate having a first area and a second area. Double-patterning or multiple-patterning techniques are then used to form spacer features over the hard mask layer in the first area and photolithography techniques are used to form material features over the hard mask layer in the second area. Each of the material features is wider than each of the spacer features. The material features and the spacer features are then used as an etch mask to pattern the hard mask layer. The patterned hard mask layer is then used to pattern the substrate so as to form first active regions in the first area and second active regions in the second area. The narrower first active regions may be used to form core devices and I/O FinFET devices and the wider second active regions may be used to form I/O FinFET devices suitable for operation at the supply voltage, such as about 3.3 V or more.
- The various aspects of the present disclosure will now be described in more detail with reference to the figures.
FIG. 1 is a flowchart of amethod 100 for fabricating a semiconductor device according to various aspects of the present disclosure. In some implementations, the semiconductor device includes multi-gate transistors where a gate structure wraps around multiple sides of an active region in its channel region. Examples of multi-gate transistors include FinFETs.Method 100 is merely an example and is not intended to limit the present disclosure to what is explicitly illustrated inmethod 100. Additional steps can be provided before, during, and aftermethod 100, and some of the steps described can be moved, replaced, or eliminated for additional embodiments ofmethod 100. Not all steps are described herein in detail for reasons of simplicity.Method 100 will be described below in conjunction with the fragmentary cross-sectional views of aworkpiece 200 shown inFIGS. 2-16 . Because a semiconductor device will be formed from theworkpiece 200, theworkpiece 200 may be referred to assemiconductor device 200 as the context requires. - The
semiconductor device 200 may be included in a microprocessor, a memory, and/or other integrated circuit (IC) device. In some implementations, thesemiconductor device 200 may be a portion of an IC chip, a system on chip (SoC), or portion thereof, that includes various passive and active microelectronic devices such as resistors, capacitors, inductors, diodes, metal-oxide semiconductor field effect transistors (MOSFETs), complementary metal-oxide semiconductor (CMOS) transistors, bipolar junction transistors (BJTs), laterally diffused MOS (LDMOS) transistors, high voltage transistors, high frequency transistors, other suitable components, or combinations thereof. Illustrations of thesemiconductor device 200 inFIGS. 2-16 have been simplified for the sake of clarity to better understand the inventive concepts of the present disclosure. Additional features can be added insemiconductor device 200, and some of the features described below can be replaced, modified, or eliminated in other embodiments ofsemiconductor device 200. - Referring to
FIGS. 1 and 2 ,method 100 includes ablock 102 where aworkpiece 200 that includes asubstrate 202 is received. For avoidance of doubts,workpiece 200 is used herein to refer to the workpiece that undergoesmethod 100. This is so even whenFIG. 2 only illustratesubstrate 202, on which more layers and features will be formed in subsequent operations. Thesubstrate 202 has afirst area 1000 and asecond area 2000. In the depicted embodiment,substrate 202 is a bulk substrate that includes silicon. Alternatively, in some implementations,substrate 202 includes a bulk substrate (including, for example, silicon) and one or more material layers disposed over the bulk substrate. For example, the one or more material layers can include a semiconductor layer stack having various semiconductor layers (such as a heterostructure) disposed over the bulk substrate, where the semiconductor layer stack is subsequently patterned to form fins. The semiconductor layers can include any suitable semiconductor materials, such as silicon, germanium, silicon germanium, other suitable semiconductor materials, or combinations thereof. The semiconductor layers can include same or different materials, etching rates, constituent atomic percentages, constituent weight percentages, thicknesses, and/or configurations depending on design requirements of thesemiconductor device 200. In some implementations, the semiconductor layer stack includes alternating semiconductor layers, such as semiconductor layers composed of a first material and semiconductor layers composed of a second material. For example, the semiconductor layer stack alternates silicon layers and silicon germanium layers (for example, Si/SiGe/Si from bottom to top). In some implementations, the semiconductor layer stack includes semiconductor layers of the same material but with alternating constituent atomic percentages, such as semiconductor layers having a constituent of a first atomic percent and semiconductor layers having the constituent of a second atomic percent. For example, the semiconductor layer stack includes silicon germanium layers having alternating silicon and/or germanium atomic percentages (for example, SiaGeb/SicGed/SiaGeb from bottom to top, where a, c are different atomic percentages of silicon and b, d are different atomic percentages of germanium). Alternatively or additionally, thebulk substrate 202 and/or the one or more material layers include another elementary semiconductor, such as germanium; a compound semiconductor, such as silicon carbide, silicon phosphide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, indium antimonide, zinc oxide, zinc selenide, zinc sulfide, zinc telluride, cadmium selenide, cadnium sulfide, and/or cadmium telluride; an alloy semiconductor, such as SiGe, SiPC, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; other group III-V materials; other group II-V materials; or combinations thereof. Alternatively,substrate 202 is a semiconductor-on-insulator substrate, such as a silicon-on-insulator (SOI) substrate, a silicon germanium-on-insulator (SGOI) substrate, or a germanium-on-insulator (GOI) substrate. Semiconductor-on-insulator substrates can be fabricated using separation by implantation of oxygen (SIMOX), wafer bonding, and/or other suitable methods. - In some embodiments, the
first area 1000 is a core device area, over which logic devices and memory devices may be formed while thesecond area 2000 is an input/output (I/O) area, over which I/O devices may be formed. In some alternative embodiments, thefirst area 1000 is a hybrid area that includes logic devices, memory devices as well as I/O devices while thesecond area 2000 includes only I/O devices. - Referring still to
FIGS. 1 and 3 ,method 100 includes ablock 104 where ahard mask layer 204 is deposited over thesubstrate 202. Thehard mask layer 204 may be a single layer or a multi-layer. In some embodiments represented inFIG. 3 , thehard mask layer 204 is a multi-layer that includes afirst layer 206 and asecond layer 208 over thefirst layer 206. In some implementations, thefirst layer 206 may be formed of silicon nitride, silicon oxynitride, silicon carbonitride, or other suitable dielectric material and thesecond layer 208 may be formed of silicon oxide or other suitable dielectric material. To provide control over an etch process through thehard mask layer 204, materials for thefirst layer 206 and thesecond layer 208 are selected such that they have different etching selectivities with respect to the etch process. Thefirst layer 206 may have a thickness between about 200 Å and about 500 Å and thesecond layer 208 may have a thickness between about 300 Å and about 700 Å. In one embodiment, thefirst layer 206 is formed of silicon nitride and has a thickness between about 300 Å and about 400 Å while thesecond layer 208 is formed of silicon oxide and has a thickness between about 450 Å and about 550 Å. In some embodiments, thehard mask 204 may be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), or other suitable deposition technique. In some implementations shown inFIG. 3 , apad oxide layer 203 may be formed over thesubstrate 202 before the deposition of thehard mask layer 204 to improve adhesion of thehard mask layer 204. Thepad oxide layer 203 may be formed by thermal oxidation, ALD, CVD, or a suitable method. In some instances, thepad oxide layer 203 has a thickness between about 30 Å and about50 Å. - Referring to
FIGS. 1 and 4-7 ,method 100 includes ablock 106 where a plurality of spacer features 212 are formed over thehard mask layer 204 in thefirst area 1000. According to the present disclosure, the plurality of spacer features 212 may be transient features formed in a multiple-patterning process, such as a double patterning lithography (DPL) process (for example, a lithography-etch-lithography-etch (LELE) process, a self-aligned double patterning (SADP) process, a spacer-is-dielectric patterning (SIDP) process, other double patterning process, or combinations thereof), a triple patterning process (for example, a lithography-etch-lithography-etch-lithography-etch (LELELE) process, a self-aligned triple patterning (SATP) process, other triple patterning process, or combinations thereof), other multiple patterning process (for example, self-aligned quadruple patterning (SAQP) process), or combinations thereof. Generally, multiple patterning processes combine lithography processes and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct lithography process. - A non-limiting example for forming the plurality of spacer features 212 is representatively shown in
FIGS. 4-7 . Referring first toFIG. 4 , asacrificial layer 209 is deposited over thehard mask layer 204. In one embodiment, thesacrificial layer 209 may be a silicon nitride or a polysilicon layer deposited using CVD, low pressure CVD (LPCVD), ALD, or a suitable method and may be formed to a thickness between about 1000 Å and about 1400 Å, such as between 1100 Å and about 1300 Å. Then, thesacrificial layer 209 is patterned using a photolithography process to form mandrel features 210 shown inFIG. 5 . A photoresist layer (not shown) is deposited over thesacrificial layer 209 using spin-on coating and then the photoresist layer is baked in a pre-exposure baking process. The photoresist layer may be a single layer or a multi-layer, such as a tri-layer. The pre-baked photoresist layer is then exposed to a radiation reflected from or transmitting through a photomask with a pattern. The exposed photoresist layer is then baked in a post-exposure baking process and developed in a developing process. The radiation source may be an excimer laser light source, an ultraviolet (UV) source, a deep UV (DUV) source, or an extreme UV (EUV) source. Because the photoresist layer is selected to be sensitive to the radiation, exposed (or non-exposed) portions of the photoresist layer undergo chemical changes to become soluble in a developer solution during the developing process. The resultant patterned photoresist layer carries a pattern that corresponds to that of the mask. The patterned photoresist layer can then be used as an etch mask during an etching process to remove portions of the underlyingsacrificial layer 209. The etching process can include a dry etching process (for example, a reactive ion etching (RIE) process), a wet etching process, other suitable etching process, or combinations thereof. After the etching process, the patterned photoresist layer can be removed by ashing or a suitable method. Alternatively, the exposure process can implement maskless lithography, electron-beam writing, ion-beam writing and/or nanoprint technology. After the patterned photoresist layer is removed, mandrel features 210 shown inFIG. 5 are formed over thehard mask layer 204 in thefirst area 1000. - Referring now to
FIG. 6 , aspacer layer 211 is then blanketly deposited over theworkpiece 200, including over the mandrel features 210 in thefirst area 1000. As shown in theFIG. 6 , thespacer layer 211 is deposited along top surfaces and sidewalls of the mandrel features 210. In some embodiments, thespacer layer 211 may be formed of a material that has an etching selectivity different from that of the mandrel features 210 such that the mandrel features 210 may be selectively removed at a subsequent process. For example, thespacer layer 211 may be formed of silicon nitride, silicon oxynitride, silicon carbonitride, silicon carbide, or other suitable materials. Thespacer layer 211 is then etched back to expose top surfaces of the mandrel features 210. In some implementations, the etch back of thespacer layer 211 leaves behind vertical portions of thespacer layer 211 that extend along sidewalls of the mandrel features 210 while horizontal portions of thespacer layer 211 that cover the top surface of thehard mask layer 204 is removed. As shown inFIG. 7 , the exposure of the mandrel features 210 allows the mandrel features 210 to be selectively removed, thereby forming the plurality of spacer features 212 over thehard mask layer 204 in thefirst area 1000. - Referring to
FIGS. 1 and 8 ,method 100 includes ablock 108 where a bottom antireflective coating (BARC)layer 214 is blanketly deposited over thesubstrate 202. In some embodiments, theBARC layer 214 may include silicon oxynitride, a polymer, or a suitable material. TheBARC layer 214 may be deposited using spin-on coating, CVD, or other suitable method. - Referring to
FIGS. 1, 8 and 9 ,method 100 includes ablock 110 where theBARC layer 214 is patterned to form amaterial feature 217 in thesecond area 2000. To pattern theBARC layer 214, a photoresist layer may be deposited over theBARC layer 214 using spin-on coating and then the photoresist layer is baked in a pre-exposure baking process. The photoresist layer may be a single layer or a multi-layer, such as a tri-layer. The pre-baked photoresist layer is then exposed to a radiation reflected from or transmitting through a photomask with a pattern. The exposed photoresist layer is then baked in a post-exposure baking process and developed in a developing process. The radiation source may be an excimer laser light source, an ultraviolet (UV) source, a deep UV (DUV) source, or an extreme UV (EUV) source. Because the photoresist layer is selected to be sensitive to the radiation, exposed (or non-exposed) portions of the photoresist layer undergo chemical changes to become soluble in a developer solution during the developing process. The resultantpatterned photoresist layer 216, as illustrated inFIG. 8 , carries a pattern that corresponds to that of the mask. The patternedphotoresist layer 216 can then be used as an etch mask during an etching process to remove portions of theunderlying BARC layer 214 to form thematerial feature 217 over thehard mask layer 204 in thesecond area 2000, as shown inFIG. 9 . The etching process can include a dry etching process (for example, a reactive ion etching (RIE) process), a wet etching process, other suitable etching process, or combinations thereof. - Referring to
FIGS. 1, 10 and 11 ,method 100 includes ablock 112 where thehard mask layer 204 is patterned using the plurality of spacer features 212 and the patternedBARC layer 214 as an etch mask. In some embodiments, operations atblock 112 may include more than one etching operations. In an example, thesecond layer 208 inFIG. 10 is first etched using the plurality of spacer features 212 and the patternedBARC layer 214 as an etch mask in a first etching process that is suitable for etching thesecond layer 208. Then, as shown inFIG. 11 , thefirst layer 206 is etched using the plurality of spacer features 212 and the patternedBARC layer 217 as an etch mask in a subsequent second etching process that is suitable for etching thefirst layer 206. Finally, a third etching process may be performed to etch through thepad oxide layer 203 to expose the underlyinghard mask layer 204. In some implementations represented inFIG. 11 , because the plurality of spacer features 212 and thefirst layer 206 may be formed of substantially similar material, the second etching process may simultaneously etch both the plurality of spacer features 212 and thefirst layer 206. InFIG. 11 , a thickness of each of the plurality of spacer features 212 may be reduced while the second etching process etches through thefirst layer 206. The third etching process that follows the second etching process may then be performed to etch through thepad oxide layer 203. In some instances, the first etching process and the third etching process may include similar chemistry. Upon conclusion of operations atblock 112, thehard mask layer 204 is patterned to have, in thefirst area 1000, mask features corresponding to the plurality of spacer features 212 and, in thesecond area 2000, a mask feature corresponding to the patternedBARC layer 214. - Referring to
FIGS. 1, 12 and 13 ,method 100 includes ablock 114 where thesubstrate 202 is patterned using the patternedhard mask layer 204 as an etch mask. In some embodiments, thesubstrate 202 may be anisotropically etched through the patternedhard mask layer 204. As the etching process progresses downward into thesubstrate 202, the plurality of spacer features 212 over the patternedhard mask layer 204 may be removed, as shown inFIG. 13 . The patterning of thehard mask layer 204 atblock 114 include first fins 240 (or first semiconductor fins 240) in thefirst area 1000 and second fins 250 (or second semiconductor fins 250) in thesecond area 2000. While not shown in the fragmentary cross-sectional views inFIG. 13 , each of thefirst fins 240 and thesecond fins 250 extend lengthwise along the Y direction. In some implementations, each offirst fins 240 includes a first width W1 along the X direction and each of thesecond fins 250 include a second width W2 along the X direction. The second width W2 is greater than the first width W1. In some implementations, a ratio of the second width W2 over the first width W1 (W2/W1) is between about 2 and about 600. That is, the second width W2 is at least twice of the first width W1. In one example, the first width W1 is between about 5 nm and about 10 nm and the second width W2 is between about 20 nm and about 6000 nm. Because thefirst fins 240 and thesecond fins 250 serve as the semiconductor body of devices on thesemiconductor device 200, thefirst fins 240 may be referred to as firstactive regions 240 and thesecond fins 250 may be similarly referred to as the secondactive regions 250. Due to their wider width along the X direction than thefirst fins 240, thesecond fins 250 may also be referred to asmesas 250. - Referring to
FIGS. 1, 14, 15, and 16 ,method 100 includes ablock 116 where further processes are performed. Such further processes may include formation ofisolation structures 220 along first andsecond fins first fins 240 and thesecond fins 250, formation of a dummy gate stack over channel regions of thefirst fins 240 and thesecond fins 250, formation of one or more gate spacer layers over sidewalls of the dummy gate stack, deposition of an interlayer dielectric (ILD) layer over the workpiece, formation of source/drain recesses in source/drain regions, formation of source/drain features in source/drain recesses, removal of the dummy gate stack, formation of thefirst fins 240 and thesecond fins 250, formation of a gate structure 222 (as shown inFIG. 14 ) over channel regions of thefirst fins 240 and thesecond fins 250 lengthwise along the X direction. In some embodiments, thegate structure 222 may include an interfacial layer, a gate dielectric layer over the interfacial layer, one or more work function layer over the gate dielectric layer, and a metal fill layer over the work function layer. Depending on the design of thesemiconductor device 200, thegate structure 222 may be divided into a plurality of gate segments shown inFIGS. 15 and 16 . - Reference is now made to
FIG. 15 . In some embodiments, thegate structure 222 shown inFIG. 14 may undergo a metal gate cut process to be divided into afirst gate segment 224, asecond gate segment 226, athird gate segment 228, and afourth gate segment 230. As shown inFIG. 15 , thefirst gate segment 224 spans over and wraps around first fins 240-1 and 240-2, thesecond gate segment 226 spans over and wraps around first fins 240-3 and 240-4, thethird gate segment 228 spans over and wraps around first fins 240-5 and 240-6, and thefourth gate segment 230 spans over and wraps around thesecond fin 250. In these embodiments, each of the first, second andthird gate segments first area 1000 and thefourth gate segment 230 controls an input/output (I/O) device in thesecond area 2000. Although only one I/O device in thesecond area 2000 is shown, thesemiconductor device 200 may include multiple similar I/O devices in thesecond area 2000. In these embodiments shown inFIG. 15 , thefirst area 1000 is a core device area and thesecond area 2000 is an I/O device area. In some implementations, the core devices in thefirst area 1000 may have an operating voltage between 0.5 V and about 0.9 V, such as 0.8 V. Thanks to the increased width of thesecond fins 250 that alleviates HCI, the I/O device in thesecond area 2000 may operate at an operating voltage between about 2.5 V and about 8 V, such as between about 3.3 V and about 8 V, with good lifetime. Here, good lifetime may be defined as being failure-free in a 10-year simulation cycle. In addition, the I/O device in thesecond area 2000 serves as the I/O device for the core devices in thefirst area 1000. It is noted that while double-fin devices are shown inFIG. 15 , they are merely examples and the present disclosure fully contemplates other single fin or other multi-fin devices. In addition, although four gate segments are shown, the present disclosure fully contemplates embodiments with more or less gate segments. In some instances, a ratio of the operating voltage of the core devices in thefirst area 1000 to the operating voltage of the I/O devices in thesecond area 2000 may be between about 3 and about 10, including between about 4 and about 10. - Referring now to
FIG. 16 , in some alternative embodiments, thefirst area 1000 may be divided into afirst sub-area 1000A and asecond sub-area 1000B. Each of the first andsecond gate segments first sub-area 1000A. Thethird gate segment 228 controls a first I/O device in thesecond sub-area 1000B. Thefourth gate segment 228 controls a second I/O device in thesecond area 2000. In these alternative embodiments, the dummy gate dielectric layer oversecond sub-area 1000B is either not removed or not completely removed from the first fins 240-5 and 240-6 while the dummy gate dielectric layer over thefirst sub-area 1000A and thesecond area 2000 are completely removed. The non-removal or incomplete removal of the dummy gate dielectric layer in thesecond sub-area 1000B results in a leftover dummygate dielectric layer 232 in thesecond sub-area 1000B, thereby increasing the operating voltage of the first I/O device in thesecond sub-area 1000B. Because the composition of the leftover dummygate dielectric layer 232 is similar to the composition of the interfacial layer that is universally formed in thefirst area 1000 and thesecond area 2000, the presence of the leftover dummygate dielectric layer 232 has the effect of increasing the thickness of the interfacial layer in the first I/O device in thesecond sub-area 1000B. - Referring still to
FIG. 16 , thesemiconductor device 200 according to these alternative embodiments provides two different I/O device area—thesecond sub-area 1000B and thesecond area 2000. The first I/O device in thesecond sub-area 1000B has additional leftover dummy gate dielectric layer 232 (or a thicker interfacial layer, in effect) and the second I/O device in thesecond area 2000 has wider active region. In some instances, the first I/O device may have an operating voltage between about 1.8 V and about 2.75 V and the second I/O device may have an operating voltage between about 2.5 V and about 8 V, including between about 3.3 V and about 8 V. Thesemiconductor device 200 according to these alternative embodiments may be compatible with external circuits operating either at the operating voltage of the first I/O device (between about 1.8 V and about 2.75 V) or the operating voltage of the second I/O device (between about 2.5 V and about 8 V, including between about 3.3 V and about 8 V). Due to the formation process representatively illustrated inmethod 100 inFIG. 1 , thesecond sub-area 1000B is disposed between thefirst sub-area 1000A and thesecond area 2000. - The present disclosure contemplates further embodiments to meet various design needs. Examples of such further embodiments are illustrated in
FIGS. 17 and 18 . As compared to thesemiconductor device 200 shown inFIG. 16 , thesemiconductor device 200 inFIG. 17 includes a plurality ofthird fins 252 in thethird area 3000 instead of thesecond fin 250 in thesecond area 2000. Afifth gate segment 234 is disposed over the plurality ofthird fins 252 to control an I/O device in thethird area 3000. Each of the plurality ofthird fins 252 has a third width W3, which is greater than the first width W1. A ratio of the third width W3 to the first width W1 may be between about 2 and about 600. In some implementations, the third width W3 of thethird fins 252 inFIG. 17 may be smaller than the second width W2 of thesecond fins 250 shown inFIG. 16 . In these implementations, a ratio of the second width W2 to the third width W3 may be between about 2 and about 5. In these implementations, thethird fins 252 may be referred to as wide fins or mix fins while thesecond fins 250 may be referred to as mesas. In some embodiments, the I/O devices in both thesecond area 2000 and thethird area 3000 have an operating voltage between about 2.5 V and about 8 V. In some other embodiments, the operating voltage of the I/O devices in thethird area 3000 is smaller than that of the I/O devices in thesecond area 2000. - The
semiconductor device 200 illustrated inFIG. 18 represents a combination of the embodiments shown inFIGS. 16 and 17 . Thesemiconductor device 200 inFIG. 18 includes three areas—thefirst area 1000, thesecond area 2000, and thethird area 3000. The different types of active regions in the first, second andthird areas semiconductor device 200 inFIG. 18 therefore includes three types of I/O devices. The first type of I/O devices are those disposed in thesecond sub-area 1000B; the second type of I/O devices are those disposed in thesecond area 2000; and the third type of I/O devices are those disposed in thethird area 3000. - Semiconductor devices of the present disclosure provide benefits. An example semiconductor device includes a first area and a second area. The first area includes core devices formed in first fins and the second area includes input/output (I/O) devices formed in second fins. Each of the first fins has a first width W1 and each of the second fins has a second width W2. The second width W2 is greater than the first width W1. In embodiments of the present disclosure, a ratio of the second width W2 to the first width W1 may be between about 2 and about 600. The greater second width W2 reduces HCI and allows I/O FinFETs in the second area to operate at a supply voltage between about 2.5 V and about 8 V with good lifetime. This example semiconductor device is therefore compatible with external circuits with a supply voltage between 2.5 V and 8 V, such as 3.3 V. Other variations are possible. For instance, I/O devices may also be formed in the first fins in the first area such that the semiconductor device may also be compatible with external circuits operating at a different supply voltage.
- The present disclosure provides for many different embodiments. In one embodiment, a semiconductor device is provided. The semiconductor device includes a substrate including a core device region and an input/output (I/O) device region, a plurality of core devices in the core device region, each of the plurality of core devices including a first active region extending along a first direction, and a first plurality of input/output (I/O) transistors in the I/O device region. Each of the first plurality of I/O transistors includes a second active region extending along the first direction. The first active region includes a first width along a second direction perpendicular to the first direction and the second active region includes a second width along the second direction. The second width is greater than the first width.
- In some embodiments, a ratio of the second width to the first width is between about 2 and about 600. In some implementations, the plurality of core devices operate at a first voltage and the first plurality of I/O transistors operate at a second voltage. A ratio of the second voltage to the first voltage is between about 3 and about 10. In some instances, the first voltage is about 0.8 V and the second voltage is between 2.5 V and about 8 V. In some embodiments, the semiconductor device further includes a first gate structure disposed over the first active region and a second gate structure disposed over the second active region. The first gate structure includes a first interfacial layer disposed on the first active region. The second gate structure includes a second interfacial layer disposed on the second active region. A thickness of the first interfacial layer is substantially similar to a thickness of the second interfacial layer. In some embodiments, the semiconductor device further includes a second plurality of input/output (I/O) transistors. Each of the second plurality of I/O transistors includes a third active region extending along the first direction. The third active region includes a third width along the second direction and the third width is substantially identical to the first width. In some implementations, the semiconductor device further includes a first gate structure disposed over the first active region, a second gate structure disposed over the second active region, and a third gate structure disposed over the third active region. The first gate structure includes a first interfacial layer disposed on the first active region. The second gate structure includes a second interfacial layer disposed on the second active region. The third gate structure includes a third interfacial layer disposed on the third active region. A thickness of the first interfacial layer is substantially similar to a thickness of the second interfacial layer. A thickness of the third interfacial layer is greater than the thickness of the first interfacial layer. In some instances, the plurality of core devices operate at a first voltage, the first plurality of I/O transistors operate at a second voltage, and the second plurality of I/O transistors operate at a third voltage. The second voltage is greater than the third voltage and the third voltage is greater than the first voltage. In some instances, the first voltage is between about 0.5 V and about 0.9 V, the second voltage is between about 2.5 V and about 8 V, and the third voltage is between about 1.8 V and about 2.75 V. In some embodiments, the second plurality of I/O transistors are disposed between the first plurality of I/O transistors and the plurality of core devices.
- In another embodiment, a semiconductor device is provided. The semiconductor device includes a substrate, a plurality of core devices each including a first active region extending along a first direction, a first plurality of input/output (I/O) transistors each including a second active region extending along the first direction, and a second plurality of I/O transistors each including a third active region extending along the first direction. The first active region includes a first width along a second direction perpendicular to the first direction, the second active region includes a second width along the second direction, and the third active region includes a third width along the second direction. The first width is equal to the second width and the third width is greater than the first width.
- In some embodiments, the first plurality of I/O transistors are disposed between the plurality of core devices and the second plurality of I/O transistors. In some implementations, the semiconductor further includes a first gate structure disposed over the first active region and extending along the second direction, a second gate structure disposed over the second active region and extending along the second direction, and a third gate structure disposed over the third active region and extending along the second direction. The first gate structure includes a first interfacial layer disposed on the first active region and the second gate structure includes a second interfacial layer disposed on the second active region. The third gate structure includes a third interfacial layer disposed on the third active region and a thickness of the first interfacial layer is substantially similar to a thickness of the third interfacial layer. A thickness of the second interfacial layer is greater than the thickness of the first interfacial layer. In some embodiments, the plurality of core devices operate at a first voltage, the first plurality of I/O transistors operate at a second voltage, the second plurality of I/O transistors operate at a third voltage, and the third voltage is greater than the second voltage and the second voltage is greater than the first voltage. In some instances, the first voltage is between about 0.5 V and about 0.9 V, the second voltage is between about 1.8 V and about 2.75 V, and the third voltage is between about 2.5 V and about 8V.
- In yet another embodiment, a method is provided. The method includes providing a substrate including a first area and a second area, depositing a hard mask layer over the substrate, selectively forming a plurality of spacer features over the hard mask layer in the first area, selectively forming a material feature over the hard mask layer in the second area, etching the hard mask layer using the plurality of spacer features and the material feature as an etch mask, thereby forming a patterned hard mask layer, and etching the substrate using the patterned hard mask layer as an etch mask. Each of the plurality of spacer features and the material feature extend lengthwise along a first direction. Each of plurality of spacer features has a first width along a second direction perpendicular to the first direction. The material feature has a second width along the second direction. The second width is greater than the first width.
- In some embodiments, the first area includes a core device area and the second area includes an input/output (I/O) device area. In some implementations, the selectively forming of the plurality of spacer features includes depositing a sacrificial layer over the hard mask layer, patterning the sacrificial layer to form a plurality of mandrel features, depositing a spacer layer over the mandrel features, etching back the spacer layer to expose top surfaces of the plurality of mandrel features, and selectively removing the plurality of mandrel features. In some implementations, the forming of the material feature includes depositing a bottom antireflective coating (BARC) layer over the plurality of spacer features and the hard mask layer and patterning the BARC layer to forming the material feature. In some embodiments, a ratio of the second width to the first width is between about 2 and about 600.
- The foregoing has outlined features of several embodiments. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/942,514 US20210202321A1 (en) | 2019-12-30 | 2020-07-29 | High Voltage Devices |
TW109143310A TWI758003B (en) | 2019-12-30 | 2020-12-08 | Semiconductor device and method for making the same |
CN202011460737.3A CN113130481A (en) | 2019-12-30 | 2020-12-11 | Semiconductor device and method for manufacturing the same |
US17/874,503 US20220359304A1 (en) | 2019-12-30 | 2022-07-27 | High voltage devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962955092P | 2019-12-30 | 2019-12-30 | |
US16/942,514 US20210202321A1 (en) | 2019-12-30 | 2020-07-29 | High Voltage Devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/874,503 Division US20220359304A1 (en) | 2019-12-30 | 2022-07-27 | High voltage devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210202321A1 true US20210202321A1 (en) | 2021-07-01 |
Family
ID=76546678
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/942,514 Pending US20210202321A1 (en) | 2019-12-30 | 2020-07-29 | High Voltage Devices |
US17/874,503 Pending US20220359304A1 (en) | 2019-12-30 | 2022-07-27 | High voltage devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/874,503 Pending US20220359304A1 (en) | 2019-12-30 | 2022-07-27 | High voltage devices |
Country Status (3)
Country | Link |
---|---|
US (2) | US20210202321A1 (en) |
CN (1) | CN113130481A (en) |
TW (1) | TWI758003B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373911B2 (en) * | 2020-10-19 | 2022-06-28 | Shanghai Huali Integrated Circuit Corporation | Method for forming fins of semiconductor device |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160005735A1 (en) * | 2014-07-01 | 2016-01-07 | International Business Machines Corporation | Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation |
US20160020109A1 (en) * | 2014-07-16 | 2016-01-21 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device |
US9324570B1 (en) * | 2015-03-13 | 2016-04-26 | United Microelectronics Corp. | Method of manufacturing semiconductor device |
US20160133632A1 (en) * | 2014-11-12 | 2016-05-12 | Hong-bae Park | Integrated circuit device and method of manufacturing the same |
US9601567B1 (en) * | 2015-10-30 | 2017-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple Fin FET structures having an insulating separation plug |
US20170125411A1 (en) * | 2015-11-04 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN106910686A (en) * | 2015-12-23 | 2017-06-30 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and preparation method thereof, electronic installation |
US20170345820A1 (en) * | 2016-05-31 | 2017-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal Gate Isolation Structure and Method Forming Same |
US10121882B1 (en) * | 2017-11-30 | 2018-11-06 | Intel Corporation | Gate line plug structures for advanced integrated circuit structure fabrication |
US10163640B1 (en) * | 2017-10-31 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate isolation plugs structure and method |
US20190006392A1 (en) * | 2017-05-31 | 2019-01-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid finfet structure |
US20190067112A1 (en) * | 2017-08-29 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin Critical Dimension Loading Optimization |
US20200152461A1 (en) * | 2018-11-09 | 2020-05-14 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor devices |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5895955A (en) * | 1997-01-10 | 1999-04-20 | Advanced Micro Devices, Inc. | MOS transistor employing a removable, dual layer etch stop to protect implant regions from sidewall spacer overetch |
JP2010258124A (en) * | 2009-04-23 | 2010-11-11 | Renesas Electronics Corp | Semiconductor device, and method of manufacturing the semiconductor device |
JP5465958B2 (en) * | 2009-09-01 | 2014-04-09 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US8759904B2 (en) * | 2011-08-24 | 2014-06-24 | GlobalFoundries, Inc. | Electronic device having plural FIN-FETs with different FIN heights and planar FETs on the same substrate |
WO2013101007A1 (en) * | 2011-12-28 | 2013-07-04 | Intel Corporation | Methods of integrating multiple gate dielectric transistors on a tri-gate (finfet) process |
KR20130127257A (en) * | 2012-05-14 | 2013-11-22 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the device |
KR20140094335A (en) * | 2013-01-22 | 2014-07-30 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US10068901B2 (en) * | 2016-01-25 | 2018-09-04 | Samsung Electronics Co., Ltd. | Semiconductor device including transistors with different threshold voltages |
JP6750994B2 (en) * | 2016-09-29 | 2020-09-02 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US10756210B2 (en) * | 2016-09-30 | 2020-08-25 | Intel Corporation | Depletion mode gate in ultrathin FINFET based architecture |
-
2020
- 2020-07-29 US US16/942,514 patent/US20210202321A1/en active Pending
- 2020-12-08 TW TW109143310A patent/TWI758003B/en active
- 2020-12-11 CN CN202011460737.3A patent/CN113130481A/en active Pending
-
2022
- 2022-07-27 US US17/874,503 patent/US20220359304A1/en active Pending
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160005735A1 (en) * | 2014-07-01 | 2016-01-07 | International Business Machines Corporation | Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation |
US9431395B2 (en) * | 2014-07-01 | 2016-08-30 | International Business Machines Corporation | Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation |
US9577068B2 (en) * | 2014-07-01 | 2017-02-21 | International Business Machines Corporation | Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation |
US20160020109A1 (en) * | 2014-07-16 | 2016-01-21 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device |
US20160133632A1 (en) * | 2014-11-12 | 2016-05-12 | Hong-bae Park | Integrated circuit device and method of manufacturing the same |
US9324570B1 (en) * | 2015-03-13 | 2016-04-26 | United Microelectronics Corp. | Method of manufacturing semiconductor device |
US9601567B1 (en) * | 2015-10-30 | 2017-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple Fin FET structures having an insulating separation plug |
US20170125411A1 (en) * | 2015-11-04 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN106910686A (en) * | 2015-12-23 | 2017-06-30 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and preparation method thereof, electronic installation |
US20170345820A1 (en) * | 2016-05-31 | 2017-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal Gate Isolation Structure and Method Forming Same |
US20180204836A1 (en) * | 2016-05-31 | 2018-07-19 | Taiwan Semiconductor Manufacturing | Metal Gate Isolation Structure and Method Forming Same |
US20190006392A1 (en) * | 2017-05-31 | 2019-01-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid finfet structure |
US20190067112A1 (en) * | 2017-08-29 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin Critical Dimension Loading Optimization |
US10163640B1 (en) * | 2017-10-31 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate isolation plugs structure and method |
US10121882B1 (en) * | 2017-11-30 | 2018-11-06 | Intel Corporation | Gate line plug structures for advanced integrated circuit structure fabrication |
US20200152461A1 (en) * | 2018-11-09 | 2020-05-14 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor devices |
US10854452B2 (en) * | 2018-11-09 | 2020-12-01 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor devices |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373911B2 (en) * | 2020-10-19 | 2022-06-28 | Shanghai Huali Integrated Circuit Corporation | Method for forming fins of semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN113130481A (en) | 2021-07-16 |
TW202139421A (en) | 2021-10-16 |
US20220359304A1 (en) | 2022-11-10 |
TWI758003B (en) | 2022-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11621323B2 (en) | Fill fins for semiconductor devices | |
US11764112B2 (en) | Methods for fabricating FinFETs having different fin numbers and corresponding FinFETs thereof | |
US9941279B2 (en) | Semiconductor structure having fins and method for manufacturing the same | |
US20150380259A1 (en) | Mechanisms for Forming Patterns Using Multiple Lithography Processes | |
US10832971B2 (en) | Fabricating tapered semiconductor devices | |
US10957551B2 (en) | Fin-like field effect transistor patterning methods for increasing process margins | |
US20240222188A1 (en) | Finfet circuit devices with well isolation | |
US20220359304A1 (en) | High voltage devices | |
CN114038899B (en) | Multi-gate semiconductor device and method for forming the same | |
CN111244175B (en) | Circuit device and forming method thereof | |
US11652003B2 (en) | Gate formation process | |
CN114496771B (en) | Method for manufacturing semiconductor structure | |
TW202205524A (en) | Method of fabricating semiconductor device | |
US20180373836A1 (en) | Stable genes in comparative transcriptomics | |
US20230420538A1 (en) | Device with modified work function layer and method of forming the same | |
US11855175B2 (en) | Fabrication of long gate devices | |
CN221551884U (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips | |
US20230062379A1 (en) | Semiconductor Strutures With Dielectric Fins | |
US20240282636A1 (en) | Stepped isolation regions | |
CN113130482A (en) | Semiconductor device and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, SUNG-HSIN;JENG, JUNG-CHI;HSIAO, RU-SHANG;REEL/FRAME:053346/0605 Effective date: 20200416 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |