US20210073455A1 - Integrated circuits having in-situ constraints - Google Patents

Integrated circuits having in-situ constraints Download PDF

Info

Publication number
US20210073455A1
US20210073455A1 US17/102,335 US202017102335A US2021073455A1 US 20210073455 A1 US20210073455 A1 US 20210073455A1 US 202017102335 A US202017102335 A US 202017102335A US 2021073455 A1 US2021073455 A1 US 2021073455A1
Authority
US
United States
Prior art keywords
layout
rules
pattern
objects
photolithography
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US17/102,335
Inventor
Qi-De Qian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IYM TECHNOLOGIES LLC
Original Assignee
IYM TECHNOLOGIES LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
Priority to US56408204P priority Critical
Priority to US60375804P priority
Priority to US10/907,814 priority patent/US7448012B1/en
Priority to US12/181,483 priority patent/US8266557B1/en
Priority to US13/547,444 priority patent/US8464187B1/en
Priority to US13/886,577 priority patent/US9697317B1/en
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=39916601&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US20210073455(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority to US15/251,961 priority patent/US9798853B2/en
Priority to US15/715,097 priority patent/US20180011963A1/en
Priority to US15/903,632 priority patent/US10846454B2/en
Priority to US15/903,603 priority patent/US10860773B2/en
Application filed by IYM TECHNOLOGIES LLC filed Critical IYM TECHNOLOGIES LLC
Priority to US17/102,335 priority patent/US20210073455A1/en
Assigned to IYM TECHNOLOGIES LLC reassignment IYM TECHNOLOGIES LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QIAN, QI-DE, DR.
Publication of US20210073455A1 publication Critical patent/US20210073455A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/68Preparation processes not covered by groups G03F1/20 - G03F1/50
    • G03F1/70Adapting basic layout or design of masks to lithographic process requirements, e.g., second iteration correction of mask patterns for imaging
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/392Floor-planning or layout, e.g. partitioning or placement
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/394Routing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0207Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique

Abstract

In accordance with the present method and system for improving integrated circuit layout, a local process modification is calculated from simulated process response variables at a set of control points. Said modification values are incorporated into the layout constraints imposed by design rules and design intent to account for manufacturing friendliness. Solving the updated constraint equation with user specified objective function produces a new layout with increased manufacturability. The new layout may further contain data tags that enable optimal process correction to be performed on selected locations, leading to reduction in data size and mask complexity. Enhanced physical design tools are provided to read and process anisotropic design rules.

Description

    CROSS REFERENCE RELATED APPLICATIONS
  • This application claims priority to, and is a division of each of:
  • U.S. patent application Ser. No. 15/903,632, filed Feb. 23, 2018, now U.S. Pat. No. 10,846,454, issued Nov. 24, 2020, and
    U.S. patent application Ser. No. 15/903,603, filed Feb. 23, 2018, now U.S. Pat. No. 10,860,773, issued Dec. 8, 2020,
    which are each a Continuation of
    U.S. patent application Ser. No. 15/715,097, filed Sep. 25, 2017, now abandoned, which is a continuation of
    U.S. patent application Ser. No. 15/251,961, filed Aug. 30, 2016, now U.S. Pat. No. 9,798,853, issued Oct. 24, 2017, which is a continuation of
    U.S. patent application Ser. No. 13/886,577, filed May 3, 2013, now U.S. Pat. No. 9,697,317, issued Jul. 4, 2017, which is a continuation of
    U.S. patent application Ser. No. 13/547,444, filed on Jul. 12, 2012, now U.S. Pat. No. 8,464,187, issued Jun. 11, 2013, which is a continuation of
    U.S. patent application Ser. No. 12/181,483 filed on Jul. 29 2008, now U.S. Pat. No. 8,266,557, issued Sep. 11, 2012, which is a continuation-in-part of
    U.S. patent application Ser. No. 10/907,814, filed on Apr. 15, 2005, now U.S. Pat. No. 7,448,012, issued Nov. 4, 2008, which claims priority to
    U.S. Provisional Patent Application Ser. No. 60/603,758 filed on Aug. 23, 2004, and
    U.S. Provisional Patent Application Ser. No. 60/564,082, filed on Apr. 21, 2004, each of which is expressly incorporated herein in their entirety.
  • FIELD OF THE INVENTION
  • The present invention relates generally to integrated-circuit devices and more particularly to integrated-circuit devices having superior manufacturing yield.
  • PRIOR ART
  • In modern processing technology, the manufacturing yield of an integrated circuit depends heavily on its layout construction. For a given manufacturing process, a corresponding set of design rules are applied during chip layout to avoid geometry patterns that can cause chip failure. These design rules guarantee the yield by limiting layout geometry parameters such as minimum spacing, minimal line width, etc.
  • Existing layout construction systems apply design rules over a wide chip area, and to entire classes of circuits. For this reason, the design rule must cover the worst case in all products. Failure to capture the absolute worst case in all chips would lead to systematic yield failure.
  • In modern processing technologies such as advanced photolithography, many layout features may interact during chip processing. When the interaction distance increases to greater than a few minimal pitches, the number of interacting features increases sharply. For this reason, the feature dependent interactions are difficult to capture with precise design rules. In practice, one makes global design rule sufficiently relaxed in order to guarantee the yield.
  • The drawback of this approach is at least two fold: firstly, it clearly wastes chip area, and secondly, finding the worst case feature combination in all chips is a non-trivial task that consumes large engineering resources.
  • Some emerging processing technologies also prefer one spatial direction to the other. Existing layout generation systems, however, use identical minimal spacing and minimal width rules for both directions. This leads to waste in chip area and under-utilization of processing capability, since the design rules must cover the worst of the two directions.
  • SUMMARY OF INVENTION
  • The present invention relates to layout with geometric objects, and more particularly to a system and method for forming layout constraints to account for local and orientation processing dependencies.
  • The present invention provides a local process modification value to the basic design rule constraint. Local process modification represents an additional safeguard distance beyond the design rule constraint distance. The local process modification value can be calculated from simulated process responses in the region of interest, with a predetermined, often empirical, equation, or from look-up data tables. The original design rule distance plus local process modification effectively creates a new constraint for every unique local situation. With this additional local safeguard, we can reduce the guard band in design rule formulation and improve chip yield by eliminating processing hotspots arising from low probability local feature combinations.
  • The present invention provides a method that enforces the new local constraints such that simulated local process modification and the original design rule constraint work together to guarantee the chip yield.
  • For processing technologies with a preferred direction, the present invention constructs two sets of design rule constraint distances for the two orthogonal spatial directions. It constructs layout design systems that can read, store said constraint distances in different memory locations, and apply them according to the orientation of the layout features. By doing so, the layout can fully take advantage of the directional dependence in processing technology.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention is generally shown by way of example in the accompanying drawings in which:
  • FIG. 1 is a flow and block diagram showing a method and system in accordance with the present invention;
  • FIG. 2 is a flow and block diagram for enforcing local constraints;
  • FIG. 3 is a schematic diagram illustrating the calculation of local process modification values;
  • FIG. 4 illustrates the layout artwork terminology;
  • FIG. 5 is a block diagram for generating anisotropic layout artwork;
  • FIG. 6 is a flow diagram for anisotropic layout generation;
  • FIG. 7A illustrates orientation dependent routing;
  • FIG. 7B illustrates orientation dependent jog insertion;
  • FIG. 8 is a block diagram showing a system for implementing the present invention.
  • DEFINITION LIST 2
  • Term Definition
    Width Distance of interior-facing edge for a single layer
    Space Distance of exterior-facing edge for one or two layers
    Overlap Distance of interior-facing edge for two layers
    Enclosure Distance of inside edge to outside
    edge when the polygon of the inside edge is
    fully inside the polygon of the outside edge
    Extension Distance of inside edge to outside edge
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Some preferred embodiments of the present invention will be described in detail with reference to the related drawings of FIGS. 1-8. Additional embodiments, features and/or advantages of the invention will become apparent from the ensuing description or may be learned by the practice of the invention.
  • The methods and apparatus described here are with respect to integrated circuit manufacturing; however, the techniques described here can be applied to manufacturing or design of any device that require pattern transfer from a polygon database drawing to physical materials using lithographic and/or etch methods. Examples of these include integrated optical devices, microelectromechanical systems (MEMS), gene chips, micromachines, disk drive heads, etc.
  • The following description includes the best mode presently contemplated for carrying out the invention. This description is not to be taken in a limiting sense, but is made merely for describing the general principles of the invention.
  • The present invention is directed to methods for improving the manufacturing yield of an IC by optimizing its layout pattern.
  • FIG. 1 shows a block and flow diagram for the present invention. In block 000, the original design layout and process description are read into the system. Said design layout comprises a plurality of interrelated layout objects, one or more layers, and can be flat or organized in a hierarchical data structure comprising a plurality of masters, cells, and/or array instances. The relative distances between said layout objects are constrained by design rule and design intent.
  • The process description comprises design rules, simulation models, manufacturing equipment settings, material options, empirical fitting parameter, and look-up data tables that describe the manufacturing behavior.
  • Block 002 builds initial linear constraints from the input layout, design rules, and circuit requirements. In a preferred embodiment, well-known procedures, such as the shadow propagation method; is applied to accomplish this task. A description of the procedure can be found in Jurgen Doenhardt and Thomas Lengauer, “Algorithm Aspects of One-Dimensional Layout Compaction”, IEEE Trans. Computer-Aided design. Vol. CAD-6 no. 5 September 1987. pp. 863.
  • Said initial linear constraint equation takes the form AX=d_old, where A is a matrix of coefficients; X is a vector of positional variables comprising location of the polygon edges; and d_old is a column vector of constraint distances. Constraint distances comprise design rule constraint distances and circuit specific design intent. An example of a constraint distance is the minimal line width.
  • A constraint equation is expressed in the form xi−xj>dij_old, where xi and xj are locations of two interacting polygon edges in the layout, and dij_old is the constraint distance between these two edges. The elements of matrix A in this equation are 1 and −1. The vector d_old is a collection of dij_old. The value of dij_old is given by the design rule or by circuit requirements. For example, dij_old can be the minimal width of a wire as required by process capabilities. In another case, it dij_old is the width of a particular wire that is designed to carry a large amount of current where it would be wider than the minimal wire width required by the process alone.
  • Block 004 generates local process modification values. A local process modification to the design rule constraint distance transforms the global design rule constraints into location specific constraints. Individual evaluation and enforcement of the required safety margin at each critical location enhances the manufacturing yield of a chip. In a preferred embodiment, we calculate local process modification at constrained locations from manufacturing response variables. Details of a preferred embodiment will be discussed in FIG. 3.
  • Block 006 combines local process modification value delta_dij, with the original constraint distances generated in block 002. A linear constraint equation now takes the form xi−xj>dij_new, where dij_new=dij_old+delta_dij is defined as the local constraint distance. A collection of dij_new values forms the local constraint distance vector, d_new. The system of equations for local constraint takes the form A*X=d_new.
  • Local constraint distance is a general addition to the constraint distance specified by design rules. Therefore, it can be applied to any physical design system where design rule constrained layout construction and optimization is performed.
  • Block 008 enforces the local constraint distance to the original layout. Preferred embodiments will be illustrated in FIG. 2.
  • Block 010 updates the coordinate variables in the layout according to the solution of the enforcement procedure 008.
  • The present invention modifies a design rule constraint distance, which is global in nature, with a local process modifier to account for specific local conditions. This mechanism adds extra safeguard to the design rule methodology. If a design rule clean layout contains locations with poor process latitude, the local process modifier delta_dij will be larger than that in other places. By enforcing the new local constraint, dij_new=dij_old+delta_dij, the layout is modified to have better process latitude.
  • For example if two minimally spaced lines tend to bridge due to a particular surrounding condition, the local process modifier will increase the minimal spacing between them, causing the layout edges to moved further apart during enforcement.
  • FIG. 2 shows a preferred embodiment for local constraint enforcement. At the start of the procedure, we have a system of equations for local constraint, AX=d_new. The edge locations in the original layout are likely to violate some of the local constraint distances.
  • Block 100 constructs an objective function Ct*X, where Ct is a row vector of coefficients for achieving various optimization objectives, and X is the position variable in the layout. In a preferred embodiment, the objective function together with the linear constraint system removes the new violations introduced by local constraint with minimal perturbation. For example, we can use the procedure described by Heng et. al. entitled “A VLSI Artwork Legalization Technique Based on a New Criteria of Minimum Layout Perturbation”, ACM/IEEE Intl. Symp. on Physical Design, pp. 116-121, 1997.
  • By receiving appropriate Ct values, we construct objective functions for wire length minimization, legalization, compaction, and other measurable metrics of layout.
  • Block 102 solves the linear system problem of minimizing Ct*X, subject to A*X=d_new. This is a standard form for a linear programming problem. We use commercial software packages such as CPLEX from ILOG can be used for this purpose.
  • Block 104 updates the layout with the solution X of the linear system.
  • In q one-dimensional method, the flow is performed one direction at a time, first x(y) then y(x).
  • In a two-dimension method, the flow is performed for horizontal and vertical position variables simultaneously.
  • In another preferred embodiment, the violations to local constraints are removed one at a time using heuristic procedures. For example, the single error removal procedure described by Zhan Chen, in “Layout and Logic Techniques for Yield and Reliability Enhancement”, Ph.D. Thesis, University of Massachusetts Amherst, 1998, can be applied to fix isolated violations. It is particularly useful when processing hotspots are few.
  • By enforcing new local constraints, we improve the local process latitude. It is a function similar to optimal process correction (OPC). By enforcing local constraints, we can eliminate the need to perform OPC in large portion of layout. In a preferred embodiment, we tag locations where local constraint enforcement fails or the circuit tolerance is especially tight so that a specially designed OPC system can pick up these location tags and perform localized OPC.
  • Our experiments show that only small percentages of locations need OPC after local constraint enforcement. Therefore, the localized OPC procedure will greatly reduce the mask complexity compared to the standard, blanket OPC procedure performed today.
  • According to the present invention, we calculate the local process modification value at a set of control points that best captures the interaction between the edges. In a preferred embodiment, a simulation based hotspot detection procedure is first applied to the layout. After that, control points are placed on the offending polygon edges. Hotspot detection comprises simulating the image of the layout and measuring the difference between said image and the design intent. In a preferred embodiment, the difference is represented by the edge placement error (EPE). A processing hotspot is a location where EPE is larger than a predetermined threshold. As an example, the control points can be the same points on the layout where EPE is evaluated.
  • In another preferred embodiment, we select the control points by inspecting the interaction among the edges. FIG. 3 shows two layout rectangles 300 and 302, which can be on the same layer or on different layers in the layout. The constraint relation xi-xj>dij_old applies to these two edges.
  • The interaction region between the right edge of 300 at xi (301) and the left edge of 302 at xj (303) is defined by the shadow of 301 on 303, as marked by the band between the two dashed lines, 304. We find the shadow region by placing a hypothetical flashlight to the left of 301 and measure its shadow on 303, which is similar to the procedure used in constraint generation in block 004 of FIG. 1.
  • After finding the interaction region, we implement a predetermined sampling plan for laying down the control points. In FIG. 3, we place a pair of control points 306 and 308, one on each edge, at the same height, in the middle of the shadow band. We can also use other spatial sampling plans involving a plurality of pairs of points.
  • After deciding the sampling points (e.g. 306 and 308 in FIG. 3), we simulate various processing response variables at these points. In the photolithography step of IC fabrication, said response variables represent local printability and comprise edge placement error, light intensity during photolithography exposure and its derivatives, contrast, and mask error enhancement factor. A predetermined empirical function is used to calculate the local process modification value from said processing response variables.
  • For the example in FIG. 3, we select a linear function of edge placement error at point 306 and 308 to calculate local process modification. Edge placement error, (314/316 for the left/right edge) is defined as the perpendicular distance from intended edge location (xi/xj for the left/right edge) to the simulated edge location as predicted by process simulation, (310/312 for the left/right edge).
  • Once the edge placement errors are calculated for the two interacting edges, the local process modification value is expressed as w1*EPE_i+w2*EPE_j, where EPE_i 314 and EPE_j 316 are the edge placement errors at 306 and 308 respectively, and w1 and w2 are user specified constants. Local constraint for edges 301 and 303 can now be expressed as dij_new=dij_old+w1*EPE_i+w2*EPE_j.
  • Variations in functional forms for local process modification can be constructed and additional process variables can be used in order to cover the specific needs of a particular application.
  • In another preferred embodiment, the local process modification value is obtained from a predetermined look-up data table. The key to the look-up data table is a set of geometry combinations that appear frequently in the layout, such as the two rectangle case show in FIG. 3. The application uses pattern recognition capability to identify the pattern key and search the look-up table in order to obtain appropriate local process modification value. This embodiment is advantageous when good simulation accuracy cannot be obtained, and the interaction is limited to a short range.
  • The local process modifications discussed so far are microscopic correction to the design rule constraints. In modern processing technology, there are also systematic corrections to design rules on a larger scale. For example, in immersion lithography, one can utilize the polarization property of the imaging light to achieve higher image resolution in a preferred direction. Another example is the crystal orientation dependence in device performance. According to the present invention, we formulated two sets of design rule distances, one set for horizontal dimensions and another set for vertical dimensions in order to achieve best chip performance. We construct physical layout tools to utilize these two separate constraint distances. The optimal layout for these technologies are anisotropic in that the horizontal and vertical directions obey different constraints for minimal space, line width, overlap, enclosure, and extension rules. The exact definition of these geometry terms are listed in Definition List 1 and illustrated in FIG. 4.
  • Design rules that have different constraint distances for horizontal and vertical directions are defined as anisotropic design rules. The layout that satisfy anisotropic design rules are defined as anisotropic layout.
  • Design rules that have the same constraint distances for horizontal and vertical directions are defined as isotropic design rules, or simply design rules. The layouts that satisfy isotropic design rules are defined as isotropics layout.
  • The present invention comprises layout systems that are capable of generating and optimizing layout artwork for a direction dependent processing technology.
  • In accordance with the current invention, we design a set of simple test patterns with parameterized critical dimensions. The parameter values are selected such that they vary from the value when said pattern can be successfully fabricated to a value at which the fabrication clearly fails. We extract the design rules by finding and recording the parameter value at which the test pattern can be successfully fabricated under all allowable processing conditions, i.e., the process window.
  • In a preferred embodiment, two separate sets of test patterns are fabricated. One set comprises geometries oriented along the vertical direction. The other set comprises geometries oriented along the horizontal direction. For example, one set has line and space gratings running along the vertical direction; the other set has the same running along horizontal direction. The variable parameters in this example are line width and space width. Extracted design rules from this set of test patterns represent distance constraints for line width and space width in horizontal and vertical directions.
  • For a direction dependent processing technology, the present invention extracts two distinctive sets of constraint parameters to form an anisotropic design rule set.
  • FIG. 5 shows a flow diagram for generating optimal layout for a direction dependent processing technology. Starting with design database that contains the circuit netlist and performance target (500), we apply a set of software tools (501) to create a polygonal layout for fabrication. These tools comprise layout editors, placement and routing tools, layout compaction tools, and standard cell generators etc. The tool collection (501) uses anisotropic design rules (502) to restrict the relative positioning of polygon edges based on the orientation of the edge.
  • In a preferred embodiment, FIG. 6 shows a flow diagram for generating layout for an anisotropic image system. The steps performed in FIG. 6 uses a subset of the tool collection 501.
  • During floor planning (602) and placement (603), a preferred orientation of the image system is used to optimize the shape, position and orientation of the circuit building blocks. More circuit element can be accommodated in the direction with higher resolution, while the direction with lower resolution has lower line-to-line parasitic capacitance and lower resistance. In routing modules 604 and 605, wiring direction dependent design rules from the memory are used for identifying obstacles, setting wire width and spacing, and estimating resistance and capacitance.
  • FIG. 7A shows a basic operation during wire routing. A wire is constructed by the routing algorithm to connect two points, A and B. In a preferred embodiment, starting from point A, while the wire is running horizontally (700), the application fetches the minimal width of the horizontal wire from the memory and applies it to limit the current wire segment. After turning 90 degrees (701), the wire now is running along the vertical direction, the application fetches the minimal width of the vertical wire from a different memory location and applies it to limit the minimal line width.
  • The wire is also kept at safe distances away from obstacles 703 and 704 using directional dependent minimal spacing rules. In a preferred embodiment, the layout generation system compares the separation 705 between vertical line segments 701 and 704, with the minimal spacing rule between vertical lines and reports error when this horizontal constraint is violated. Said system compares the separation 706 between horizontal line segments 702 and 703, with the minimal spacing rule between horizontal lines and reports error when this vertical constraint is violated. In prior art physical design systems, the minimal values for 705 and 706 are the same and equal to the minimal space rule, which is kept at the same memory location in the design system.
  • FIG. 7B illustrates the procedure for wire jog insertion. In layout systems, interconnect needs to be converted from paths that have no width information to actual layout wires. The preferred width is specified in the technology file. In a preferred embodiment, two numbers representing preferred wire width in vertical and in horizontal direction are read from different input fields. During path to wire conversion, the main wire portion 708 uses width and spacing width for the vertical wires, while jog portion 707 uses width and spacing rules for horizontal wires.
  • In another preferred embodiment, design rule verification and compaction programs in FIG. 6 are constructed to accept and process anisotropic design rules. For example, the corner to corner constraint on a layout layer may now be expressed as sqrt(d_h*d_h+d_v*d_v), where d_h and d_v ate horizontal and vertical constraint distances respectively. In contrast, in an isotropic layout system, said corner constraint is sqrt(2)*d0, where d0 is the isotropic constraint distance.
  • Referring to FIG. 8, a block/flow diagram is shown for a system 800 of the present invention. System 800 includes a processor 802 that accesses memory device 804. Memory device 804 stores an application software package 806 for implementing the present invention. A user interfaces with the processor 802 through an input device 808 which may include a keyboard, a mouse, a touch screen monitor, a voice recognition system or other known input devices. A display 810 is also included to display results, prompts, user inputs, graphics, etc.
  • While the present invention has been described in detail with regards to the preferred embodiments, it should be appreciated that various modifications and variations may be made in the present invention without departing from the scope or spirit of the invention. In this regard, it is important to note that practicing the invention is not limited to the applications described hereinabove. Many other applications and/or alterations may be utilized if such other applications and/or alterations do not depart from the intended purpose of the present invention.
  • It should further be appreciated by a person skilled in the art that features illustrated or described as part of one embodiment can be used in another embodiment to provide yet another embodiment such that the features are not limited to the specific embodiments described above. Thus, it is intended that the present invention cover such modifications, embodiments and variations as long as such modifications, embodiments and variations come within the scope of the appended claims and their equivalents.

Claims (22)

What is claimed is:
1. An integrated circuit manufactured using an integrated circuit fabrication system in a process comprising:
detecting at least one area in a design layout according to a plurality of original design rules and an optimization that includes a layout object-specific layout pattern, wherein the original design rules comprise limits on minimum distance between layout objects represented in the layout object-specific layout pattern;
modifying the design layout by including a layout object-specific layout pattern modification to the plurality of original design rules which comprise limits on the minimum distance between the layout objects, which increases the minimum distance between the layout objects above at least one respective original design rule on the minimum distance between the layout objects associated with the at least one area, while enforcing the plurality of original design rules which comprise limits on the minimum distance between the layout objects, to generate a modified design layout; and
providing the modified design layout as an output.
2. The integrated circuit of claim 1, wherein the layout object-specific layout pattern modification is determined based on a look-up data table, such that each occurrence of the layout object-specific layout pattern is associated with a respective layout object-specific layout pattern modification to the plurality of original design rules.
3. The integrated circuit of claim 1, wherein a layout object-specific layout pattern in the at least one area is employed as a pattern key to search a look-up table, such that each occurrence of the layout object-specific layout pattern is associated with a respective layout object-specific layout pattern modification to the plurality of original design rules.
4. The integrated circuit of claim 3, wherein a pattern of two adjacent layout objects in the at least one area is employed as a geometry combination pattern key to search a look-up table, such that each occurrence of the pattern of two adjacent layout objects is associated with a respective layout object-specific layout pattern modification to the plurality of original design rules.
5. The integrated circuit of claim 1, wherein the layout objects comprise adjacent spaced lines.
6. A method of producing a photolithography design, comprising:
providing a netlist, a set of global design rules comprising at least global rules limiting relative distances of layout objects of a photolithography design layout and an original design layout of layout objects dependent on the set of global design rules, that has poor process latitude;
automatically recognizing patterns of interacting layout objects within the original design layout that cause the poor process latitude;
automatically modifying the set of global design rules according to pattern-specific design rules which remedy poor process latitude by the recognized patterns of interacting layout objects within the original design layout, to produce a modified set of design rules; and
automatically modifying the original design layout according to the modified set of design rules to produce a modified design layout, wherein the modified design layout meets the netlist and the set of global design rules, and differs from the original design layout.
7. The method according to claim 6, further comprising outputting the modified design layout.
8. The method according to claim 7, further comprising manufacturing an integrated circuit based on the output modified design layout.
9. A method of producing a photolithographic design defining a plurality of layout objects in a photolithographic process, comprising:
automatically laying out the plurality of layout objects in an initial photolithography design layout according to general design rules comprising at least one minimum distance rule and a design layout optimization;
automatically detecting at least one critical area of the initial photolithography design layout based on an adverse effect of process latitude on the photolithographic process with respect to the at least one critical area;
automatically selectively modifying the initial photolithography design layout, to define a modified photolithography design layout, the modified photolithography design layout having a local alteration of the at least one minimum distance rule dependent on a pattern of layout objects in a specific location of the original design layout to at least partially remedy the adverse effect of the process latitude on the photolithographic process with respect to the at least one critical area; and
outputting the modified photolithography design layout.
10. The method according to claim 9, wherein the at least one minimum distance rule applied to the at least one critical area produces the initial photolithography design layout predicted to have a first photolithographic manufacturing yield, and the modified photolithography design layout, predicted to have a second manufacturing yield, wherein the second manufacturing yield is greater than the first manufacturing yield.
11. The method according to claim 9, further comprising manufacturing at least one of a photolithographic product and a photolithographic mask corresponding to the modified photolithographic design layout.
12. The method according to claim 9, wherein the design payout optimization, optimizes according to an objective function.
13. The method according to claim 9, wherein at least a portion of the at least one minimum distance rule comprises anisotropic minimum distance rules.
14. The method according to claim 9, wherein the initial photolithography design layout comprises a first plurality of routing wires running in a first direction, and a second plurality of routing wires running in a second direction, the second direction being orthogonal to the first direction, the routing wires of the first plurality of routing wires having first width values, the routing wires of the second plurality of routing wires having second width values, the first width values being substantially different from the second width values.
15. The method according to claim 14, wherein the step of automatically selectively modifying the initial photolithography design layout comprises at least one of
(a) locally adjusting at least a width value of at least one of the first plurality of routing wires; and
(b) locally adjusting at least a spacing value between a pair of the first plurality of routing wires.
16. The method according to claim 9, wherein the initial photolithography design layout comprises interrelated layout objects organized in a hierarchical structure including master instances, cell instances, and array instances.
17. The method according to claim 9, wherein the pattern of layout objects within the initial photolithography design layout comprises interrelated layout objects on one layer of the initial photolithography design layout.
18. The method according to claim 9, wherein the pattern of layout objects is determined by performing automated pattern recognition of combinations of geometry in the initial photolithography design layout.
19. The method according to claim 9, wherein:
the general design rules comprise a minimum safeguard distance limit; and
the step of automatically selectively modifying the initial photolithography design layout comprises generating an additional safeguard distance, and adding the additional safeguard distance to the minimum safeguard distance limit.
20. The method according to claim 9, further comprising further modifying the modified photolithography design layout selectively dependent on a circuit tolerance of structures defined by the pattern of layout objects in the specific location.
21. The method according to claim 9, wherein said step of automatically selectively modifying the initial photolithography design layout comprises modifying the general design layout by optimizing according to an optimization objective in a presence of constraints imposed by at least the pattern of layout objects.
22. The method according to claim 9, wherein said step of generating the modified design layout causes at least one new violation of the original design rules comprising at least one minimum distance rule, further comprising optimizing the modified photolithography design layout according to at least one optimization objective.
US17/102,335 2004-04-21 2020-11-23 Integrated circuits having in-situ constraints Pending US20210073455A1 (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US56408204P true 2004-04-21 2004-04-21
US60375804P true 2004-08-23 2004-08-23
US10/907,814 US7448012B1 (en) 2004-04-21 2005-04-15 Methods and system for improving integrated circuit layout
US12/181,483 US8266557B1 (en) 2004-04-21 2008-07-29 Method and system for direction dependent integrated circuit layout
US13/547,444 US8464187B1 (en) 2004-04-21 2012-07-12 Integrated circuit having direction dependent wiring
US13/886,577 US9697317B1 (en) 2004-04-21 2013-05-03 Integrated circuits having in-situ constraints
US15/251,961 US9798853B2 (en) 2004-04-21 2016-08-30 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/715,097 US20180011963A1 (en) 2004-04-21 2017-09-25 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/903,632 US10846454B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US15/903,603 US10860773B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US17/102,335 US20210073455A1 (en) 2004-04-21 2020-11-23 Integrated circuits having in-situ constraints

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17/102,335 US20210073455A1 (en) 2004-04-21 2020-11-23 Integrated circuits having in-situ constraints

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/903,632 Division US10846454B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints

Publications (1)

Publication Number Publication Date
US20210073455A1 true US20210073455A1 (en) 2021-03-11

Family

ID=39916601

Family Applications (10)

Application Number Title Priority Date Filing Date
US10/907,814 Active 2026-01-29 US7448012B1 (en) 2004-04-21 2005-04-15 Methods and system for improving integrated circuit layout
US12/181,483 Expired - Fee Related US8266557B1 (en) 2004-04-21 2008-07-29 Method and system for direction dependent integrated circuit layout
US13/547,444 Active US8464187B1 (en) 2004-04-21 2012-07-12 Integrated circuit having direction dependent wiring
US13/886,577 Active 2026-01-23 US9697317B1 (en) 2004-04-21 2013-05-03 Integrated circuits having in-situ constraints
US15/251,961 Active US9798853B2 (en) 2004-04-21 2016-08-30 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/715,097 Abandoned US20180011963A1 (en) 2004-04-21 2017-09-25 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/903,674 Active US10216890B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US15/903,603 Active 2025-07-12 US10860773B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US15/903,632 Active 2025-07-12 US10846454B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US17/102,335 Pending US20210073455A1 (en) 2004-04-21 2020-11-23 Integrated circuits having in-situ constraints

Family Applications Before (9)

Application Number Title Priority Date Filing Date
US10/907,814 Active 2026-01-29 US7448012B1 (en) 2004-04-21 2005-04-15 Methods and system for improving integrated circuit layout
US12/181,483 Expired - Fee Related US8266557B1 (en) 2004-04-21 2008-07-29 Method and system for direction dependent integrated circuit layout
US13/547,444 Active US8464187B1 (en) 2004-04-21 2012-07-12 Integrated circuit having direction dependent wiring
US13/886,577 Active 2026-01-23 US9697317B1 (en) 2004-04-21 2013-05-03 Integrated circuits having in-situ constraints
US15/251,961 Active US9798853B2 (en) 2004-04-21 2016-08-30 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/715,097 Abandoned US20180011963A1 (en) 2004-04-21 2017-09-25 Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US15/903,674 Active US10216890B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US15/903,603 Active 2025-07-12 US10860773B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints
US15/903,632 Active 2025-07-12 US10846454B2 (en) 2004-04-21 2018-02-23 Integrated circuits having in-situ constraints

Country Status (1)

Country Link
US (10) US7448012B1 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
EP1747520B1 (en) 2004-05-07 2018-10-24 Mentor Graphics Corporation Integrated circuit layout design methodology with process variation bands
US7302651B2 (en) * 2004-10-29 2007-11-27 International Business Machines Corporation Technology migration for integrated circuits with radical design restrictions
US7363607B2 (en) 2005-11-08 2008-04-22 Pulsic Limited Method of automatically routing nets according to parasitic constraint rules
US7707526B2 (en) * 2007-05-25 2010-04-27 Synopsys, Inc. Predicting IC manufacturing yield based on hotspots
US7823099B2 (en) * 2007-05-31 2010-10-26 Synopsys, Inc. Lithography suspect spot location and scoring system
US8429589B2 (en) * 2009-09-08 2013-04-23 Synopsys, Inc. Generating net routing constraints for place and route
US8336015B2 (en) * 2009-09-08 2012-12-18 Synopsys, Inc. Pre-route and post-route net correlation with defined patterns
JP2011145564A (en) * 2010-01-15 2011-07-28 Toshiba Corp Mask pattern generating method, method of manufacturing semiconductor device, and mask pattern generation program
US8347255B2 (en) 2010-05-18 2013-01-01 International Business Machines Corporation Equation based retargeting of design layouts
US8769445B2 (en) 2010-09-22 2014-07-01 International Business Machines Corporation Method for determining mask operation activities
US8677297B2 (en) 2010-12-03 2014-03-18 Synopsys, Inc. Low-overhead multi-patterning design rule check
US8352887B2 (en) 2010-12-03 2013-01-08 Synopsys, Inc. High performance design rule checking technique
US8453103B2 (en) 2010-12-03 2013-05-28 Synopsys, Inc. Real time DRC assistance for manual layout editing
US9411921B2 (en) * 2012-04-27 2016-08-09 Globalfoundries Inc. FET-bounding for fast TCAD-based variation modeling
WO2016010776A1 (en) * 2014-07-13 2016-01-21 Kla-Tencor Corporation Metrology using overlay and yield critical patterns
US11087065B2 (en) * 2018-09-26 2021-08-10 Asml Netherlands B.V. Method of manufacturing devices
US10747934B2 (en) 2018-11-27 2020-08-18 International Business Machines Corporation Managing feedthrough wiring for integrated circuits
US10909297B1 (en) * 2019-08-15 2021-02-02 Taiwan Semiconductor Manufacturing Company Limited Deterministic system for device layout optimization
US10831953B1 (en) 2019-09-03 2020-11-10 International Business Machines Corporation Logic partition identifiers for integrated circuit design
US10885243B1 (en) 2019-09-03 2021-01-05 International Business Machines Corporation Logic partition reporting for integrated circuit design
US11106850B2 (en) * 2019-09-04 2021-08-31 International Business Machines Corporation Flexible constraint-based logic cell placement

Family Cites Families (774)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
UST938005I4 (en) 1974-08-28 1975-09-02 Cd cd cd
US3983479A (en) 1975-07-23 1976-09-28 International Business Machines Corporation Electrical defect monitor structure
US4346817A (en) 1979-05-08 1982-08-31 Honeywell Information Systems Inc. Material handling apparatus
US4346695A (en) 1980-02-14 1982-08-31 George Kitzmiller Solar heat exchanger
US4346723A (en) 1981-03-25 1982-08-31 Hobart Corporation Apparatus for a warewasher bypass soil collector
US4441207A (en) 1982-01-19 1984-04-03 Environmental Research Institute Of Michigan Design rule checking using serial neighborhood processors
US4584653A (en) 1983-03-22 1986-04-22 Fujitsu Limited Method for manufacturing a gate array integrated circuit device
US4639893A (en) 1984-05-15 1987-01-27 Wafer Scale Integration, Inc. Self-aligned split gate EPROM
JPS622552A (en) 1985-06-27 1987-01-08 Matsushita Electric Ind Co Ltd Inspecting unit for semiconductor and inspecting method for semiconductor
JPH0756656B2 (en) 1985-09-26 1995-06-14 株式会社日立製作所 Gate logic automatic update method
JPS6274158A (en) 1985-09-27 1987-04-04 Hitachi Ltd Circuit converting system
US4742471A (en) 1985-10-31 1988-05-03 International Business Machines Corporation Method for improving wirability of master-image DCVS chips
US4827428A (en) 1985-11-15 1989-05-02 American Telephone And Telegraph Company, At&T Bell Laboratories Transistor sizing system for integrated circuits
US5046109A (en) 1986-03-12 1991-09-03 Nikon Corporation Pattern inspection apparatus
JPH0770598B2 (en) 1986-03-20 1995-07-31 株式会社東芝 Wiring method for semiconductor integrated circuit device
US5097422A (en) 1986-10-10 1992-03-17 Cascade Design Automation Corporation Method and apparatus for designing integrated circuits
JP2501808B2 (en) 1986-12-19 1996-05-29 株式会社東芝 Magnetic levitation transfer system
US4965739A (en) 1987-03-26 1990-10-23 Vlsi Technology, Inc. Machine process for routing interconnections from one module to another module and for positioning said two modules after said modules are interconnected
US4754105A (en) 1987-05-01 1988-06-28 Gateway Industries, Inc. Seat belt buckle with switch
US4852015A (en) 1987-06-24 1989-07-25 Eta Systems, Inc. Automatic circuit layout router
US4965863A (en) 1987-10-02 1990-10-23 Cray Computer Corporation Gallium arsenide depletion made MESFIT logic cell
US5124273A (en) 1988-06-30 1992-06-23 Kabushiki Kaisha Toshiba Automatic wiring method for semiconductor integrated circuit devices
JPH0731695B2 (en) 1988-10-26 1995-04-10 三菱電機株式会社 Method for compacting mask pattern of semiconductor integrated circuit device
US5018074A (en) * 1988-11-04 1991-05-21 United Technologies Corporation Method of making gate array masks
JP2954223B2 (en) 1988-11-08 1999-09-27 富士通株式会社 Method for manufacturing semiconductor device
JP2580301B2 (en) 1988-12-27 1997-02-12 株式会社日立製作所 Semiconductor integrated circuit device
US5295082A (en) 1989-02-22 1994-03-15 The Boeing Company Efficient method for multichip module interconnect
JPH02268439A (en) 1989-04-10 1990-11-02 Hitachi Ltd Semiconductor integrated circuit device
US5210701A (en) 1989-05-15 1993-05-11 Cascade Design Automation Corporation Apparatus and method for designing integrated circuit modules
US5309371A (en) 1989-06-28 1994-05-03 Kawasaki Steel Corporation Method of and apparatus for designing circuit block layout in integrated circuit
JPH0341519A (en) 1989-07-10 1991-02-22 Hitachi Ltd Knowledge processing system
US5416717A (en) 1989-09-06 1995-05-16 Hitachi, Ltd. Circuit simulation method for a circuit realized by an LSI layout pattern based upon a circuit of a logic gate level realized by the layout pattern
US5258920A (en) * 1989-12-26 1993-11-02 General Electric Company Locally orientation specific routing system
JP2746762B2 (en) 1990-02-01 1998-05-06 松下電子工業株式会社 Layout method of semiconductor integrated circuit
JPH03260773A (en) 1990-03-09 1991-11-20 Fujitsu Ltd Automatic synthesization processing method for lsi combination circuit
US5384710A (en) 1990-03-13 1995-01-24 National Semiconductor Corporation Circuit level netlist generation
JP2626153B2 (en) 1990-04-17 1997-07-02 松下電器産業株式会社 Layout compaction method
US5218551A (en) 1990-04-30 1993-06-08 International Business Machines Corporation Timing driven placement
US5402358A (en) 1990-05-14 1995-03-28 Vlsi Technology, Inc. Method and structure for the automated design of analog integrated circuits
JPH0756878B2 (en) 1990-05-30 1995-06-14 シャープ株式会社 Inspection method of printed wiring board
US5086477A (en) 1990-08-07 1992-02-04 Northwest Technology Corp. Automated system for extracting design and layout information from an integrated circuit
US5459673A (en) 1990-10-29 1995-10-17 Ross Technology, Inc. Method and apparatus for optimizing electronic circuits
JP2573414B2 (en) 1990-11-21 1997-01-22 株式会社東芝 Semiconductor integrated circuit manufacturing method
JP2509755B2 (en) 1990-11-22 1996-06-26 株式会社東芝 Semiconductor integrated circuit manufacturing method
US5303161A (en) 1990-12-10 1994-04-12 Hughes Aircraft Company Technology independent integrated circuit mask artwork generator
US5237514A (en) 1990-12-21 1993-08-17 International Business Machines Corporation Minimizing path delay in a machine by compensation of timing through selective placement and partitioning
US5774133A (en) * 1991-01-09 1998-06-30 3Dlabs Ltd. Computer system with improved pixel processing capabilities
IL97022D0 (en) * 1991-01-24 1992-03-29 Ibm Israel Partitioning method for e-beam lithography
AU657720B2 (en) 1991-01-30 1995-03-23 Canon Kabushiki Kaisha A bubblejet image reproducing apparatus
US6019457A (en) 1991-01-30 2000-02-01 Canon Information Systems Research Australia Pty Ltd. Ink jet print device and print head or print apparatus using the same
US5654695A (en) 1991-02-22 1997-08-05 International Business Machines Corporation Multi-function network
JP2720629B2 (en) 1991-04-26 1998-03-04 日本電気株式会社 Integrated circuit layout system
DE69208413T2 (en) 1991-08-22 1996-11-14 Kla Instr Corp Device for automatic testing of photomask
JPH05165188A (en) 1991-12-11 1993-06-29 Sharp Corp Method for checking design rule
US5326659A (en) 1992-03-05 1994-07-05 Regents Of The University Of California Method for making masks
JP3154802B2 (en) 1992-03-31 2001-04-09 株式会社東芝 Pattern defect inspection equipment
JP2667940B2 (en) 1992-04-27 1997-10-27 三菱電機株式会社 Mask inspection method and mask detection device
US5526517A (en) 1992-05-15 1996-06-11 Lsi Logic Corporation Concurrently operating design tools in an electronic computer aided design system
US5381343A (en) 1992-05-26 1995-01-10 Cadence Design Systems, Inc. Hier archical pitchmaking compaction method and system for integrated circuit design
US5353235A (en) 1992-06-17 1994-10-04 Vlsi Technology, Inc. Wire length minimization in channel compactor
US5282140A (en) 1992-06-24 1994-01-25 Intel Corporation Particle flux shadowing for three-dimensional topography simulation
US5303471A (en) 1992-07-08 1994-04-19 Dante Liberatoscioli Attachment arrangement for reciprocating power saw
JP3328323B2 (en) 1992-07-20 2002-09-24 株式会社日立製作所 Method for manufacturing phase shift mask and method for manufacturing semiconductor integrated circuit device
US5694328A (en) 1992-08-06 1997-12-02 Matsushita Electronics Corporation Method for designing a large scale integrated (LSI) layout
US5311443A (en) 1992-08-13 1994-05-10 Motorola Inc. Rule based floorplanner
JP2739013B2 (en) 1992-09-01 1998-04-08 三菱電機株式会社 Logic synthesizer
US5572710A (en) 1992-09-11 1996-11-05 Kabushiki Kaisha Toshiba High speed logic simulation system using time division emulation suitable for large scale logic circuits
JPH06102659A (en) 1992-09-22 1994-04-15 Toshiba Corp Method for forming mask layout
US5308722A (en) 1992-09-24 1994-05-03 Advanced Micro Devices Voting technique for the manufacture of defect-free printing phase shift lithography
US5345444A (en) 1992-09-30 1994-09-06 At&T Bell Laboratories Chuted, growable packet switching arrangement
US5629859A (en) 1992-10-21 1997-05-13 Texas Instruments Incorporated Method for timing-directed circuit optimizations
US5281558A (en) 1992-11-02 1994-01-25 Cadence Design Systems, Inc. Cloning method and system for hierarchical compaction
US5493510A (en) 1992-11-10 1996-02-20 Kawasaki Steel Corporation Method of and apparatus for placing blocks in semiconductor integrated circuit
US5416722A (en) * 1992-11-19 1995-05-16 Vlsi Technology, Inc. System and method for compacting integrated circuit layouts
GB2274351A (en) 1993-01-19 1994-07-20 Digital Equipment Int I.C.Chip carriers
EP0610626A3 (en) 1993-01-28 1995-02-08 Advanced Micro Devices Inc A method of simulating an integrated circuit.
US5519628A (en) 1993-02-19 1996-05-21 International Business Machines Corporation System and method for formulating subsets of a hierarchical circuit design
US5442569A (en) * 1993-06-23 1995-08-15 Oceanautes Inc. Method and apparatus for system characterization and analysis using finite element methods
US5481474A (en) 1993-07-22 1996-01-02 Cadence Design Systems, Inc. Double-sided placement of components on printed circuit board
JP3202845B2 (en) 1993-09-27 2001-08-27 富士通株式会社 Electronic circuit design data management system
US5533148A (en) 1993-09-30 1996-07-02 International Business Machines Corporation Method for restructuring physical design images into hierarchical data models
US5559997A (en) 1993-10-04 1996-09-24 Matsushita Electric Industrial Co., Ltd. System and method for designing a printed-circuit board
US5376483A (en) 1993-10-07 1994-12-27 Micron Semiconductor, Inc. Method of making masks for phase shifting lithography
JP3139896B2 (en) 1993-11-05 2001-03-05 株式会社東芝 Semiconductor layout method
JP3339174B2 (en) 1993-11-08 2002-10-28 ソニー株式会社 Photomask manufacturing method, exposure method, and semiconductor device manufacturing method
US5625567A (en) 1993-11-12 1997-04-29 Viewlogic Systems, Inc. Electronic circuit design system and method with programmable addition and manipulation of logic elements surrounding terminals
GB9323417D0 (en) 1993-11-12 1994-01-05 Univ Waterloo Non-intrusive state observation of vlsi circuits using thermal actuation
JP2922404B2 (en) 1993-11-15 1999-07-26 富士通株式会社 Method for determining layout of integrated circuit
US5625568A (en) * 1993-12-22 1997-04-29 Vlsi Technology, Inc. Method and apparatus for compacting integrated circuits with standard cell architectures
WO1995017781A1 (en) * 1993-12-23 1995-06-29 The State Of Oregon, Acting By And Through The State Board Of Higher Education On Behalf Of Portland State University Programmable analog array circuit
JP3393926B2 (en) 1993-12-28 2003-04-07 株式会社東芝 Photomask design method and apparatus
US5541914A (en) 1994-01-19 1996-07-30 Krishnamoorthy; Ashok V. Packet-switched self-routing multistage interconnection network having contention-free fanout, low-loss routing, and fanin buffering to efficiently realize arbitrarily low packet loss
US5568396A (en) 1994-01-21 1996-10-22 Cadence Design Systems, Inc. Identifying overconstraints using port abstraction graphs
JP3190514B2 (en) 1994-03-17 2001-07-23 富士通株式会社 Layout data generation device and generation method
US5691913A (en) 1994-03-28 1997-11-25 Matsushita Electric Ind. Co. Layout designing apparatus for circuit boards
JP3420631B2 (en) 1994-03-29 2003-06-30 株式会社東芝 Layout compaction method for semiconductor integrated circuit
US5495419A (en) 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing
US6155725A (en) 1994-04-19 2000-12-05 Lsi Logic Corporation Cell placement representation and transposition for integrated circuit physical design automation system
US5636129A (en) 1994-04-20 1997-06-03 Her; One-Hsiow A. Electrical routing through fixed sized module and variable sized channel grids
US5559718A (en) 1994-04-28 1996-09-24 Cadence Design Systems, Inc. System and method for model-based verification of local design rules
WO2003007049A1 (en) 1999-10-05 2003-01-23 Iridigm Display Corporation Photonic mems and structures
US5535134A (en) 1994-06-03 1996-07-09 International Business Machines Corporation Object placement aid
JP3202490B2 (en) 1994-07-22 2001-08-27 株式会社東芝 Integrated circuit layout method and integrated circuit layout device
US5604680A (en) 1994-08-15 1997-02-18 Cadence Design Systems, Inc. Virtual interface representation of hierarchical symbolic layouts
US5619419A (en) 1994-09-13 1997-04-08 Lsi Logic Corporation Method of cell placement for an itegrated circuit chip comprising integrated placement and cell overlap removal
US5701255A (en) 1994-09-14 1997-12-23 Matsushita Electric Industrial Co., Ltd. Cell generation method and cell generation system
AUPM822194A0 (en) 1994-09-16 1994-10-13 Canon Inc. Utilisation of scanned images in an image compositing system
US5682321A (en) 1994-10-05 1997-10-28 Lsi Logic Corporation Cell placement method for microelectronic integrated circuit combining clustering, cluster placement and de-clustering
US5638291A (en) 1994-10-14 1997-06-10 Vlsi Technology, Inc. Method and apparatus for making integrated circuits by inserting buffers into a netlist to control clock skew
US5636132A (en) 1994-11-22 1997-06-03 Mentor Graphics Corporation Method and apparatus for constraining the compaction of components of a circuit layout
US5798541A (en) 1994-12-02 1998-08-25 Intel Corporation Standard semiconductor cell with contoured cell boundary to increase device density
EP0720348B1 (en) 1994-12-28 2000-03-29 Noritsu Koki Co., Ltd. Film analyzer
WO1996024904A1 (en) 1995-02-07 1996-08-15 Silicon Valley Research, Inc. Integrated circuit layout
US5682323A (en) * 1995-03-06 1997-10-28 Lsi Logic Corporation System and method for performing optical proximity correction on macrocell libraries
US5631842A (en) 1995-03-07 1997-05-20 International Business Machines Corporation Parallel approach to chip wiring
US5768146A (en) 1995-03-28 1998-06-16 Intel Corporation Method of cell contouring to increase device density
US5850241A (en) 1995-04-12 1998-12-15 Eastman Kodak Company Monolithic print head structure and a manufacturing process therefor using anisotropic wet etching
US5905517A (en) 1995-04-12 1999-05-18 Eastman Kodak Company Heater structure and fabrication process for monolithic print heads
US5825385A (en) 1995-04-12 1998-10-20 Eastman Kodak Company Constructions and manufacturing processes for thermally activated print heads
US6045710A (en) 1995-04-12 2000-04-04 Silverbrook; Kia Self-aligned construction and manufacturing process for monolithic print heads
US5812162A (en) 1995-04-12 1998-09-22 Eastman Kodak Company Power supply connection for monolithic print heads
JP3549282B2 (en) 1995-04-28 2004-08-04 株式会社ルネサステクノロジ Method and apparatus for creating charged beam drawing data
US5880967A (en) 1995-05-01 1999-03-09 Synopsys, Inc. Minimization of circuit delay and power through transistor sizing
US5633807A (en) 1995-05-01 1997-05-27 Lucent Technologies Inc. System and method for generating mask layouts
US5903401A (en) 1995-05-26 1999-05-11 Canon Kabushiki Kaisha Reading unit and recording apparatus capable of mounting such reading unit thereon
US6130383A (en) 1995-05-31 2000-10-10 Sgs-Thomson Microelectronics, S.A. Solder ball array package and a method of encapsulation
US5680588A (en) 1995-06-06 1997-10-21 International Business Machines Corporation Method and system for optimizing illumination in an optical photolithography projection imaging system
JPH0915833A (en) 1995-06-30 1997-01-17 Sony Corp Scanning data forming device and scanning data forming method in exposing mask manufacturing device
KR970008496A (en) 1995-07-04 1997-02-24 모리시다 요이치 MIS semiconductor device, manufacturing method thereof, and diagnostic method thereof
US5805860A (en) 1995-07-05 1998-09-08 Sun Microsystems, Inc. Methods, data structures and apparatus for traversing a hierarchical netlist
JP3331822B2 (en) 1995-07-17 2002-10-07 ソニー株式会社 Mask pattern correction method, mask using the same, exposure method, and semiconductor device
US5825660A (en) * 1995-09-07 1998-10-20 Carnegie Mellon University Method of optimizing component layout using a hierarchical series of models
US5923569A (en) 1995-10-17 1999-07-13 Matsushita Electric Industrial Co., Ltd. Method for designing layout of semiconductor integrated circuit semiconductor integrated circuit obtained by the same method and method for verifying timing thereof
JPH09108933A (en) 1995-10-18 1997-04-28 Yoji Kajitani Arrangement of raw material and cutting-out method
US6014506A (en) 1995-10-31 2000-01-11 Vlsi Technology, Inc. Method and apparatus for improving engineering change order placement in integrated circuit designs
JPH09129735A (en) 1995-10-31 1997-05-16 Toshiba Corp Layout forming method for semiconductor integrated circuit
US5686208A (en) 1995-12-04 1997-11-11 Micron Technology, Inc. Process for generating a phase level of an alternating aperture phase shifting mask
US5695896A (en) 1995-12-04 1997-12-09 Micron Technology, Inc. Process for fabricating a phase shifting mask
JP3934719B2 (en) 1995-12-22 2007-06-20 株式会社東芝 Optical proximity correction method
US5726903A (en) 1996-02-07 1998-03-10 Unisys Corporation Method and apparatus for resolving conflicts between cell substitution recommendations provided by a drive strength adjust tool
US6308143B1 (en) 1996-02-21 2001-10-23 Matsushita Electric Industrial Co., Ltd. Layout input apparatus, layout input method, layout verification apparatus, and layout verification method
US6282696B1 (en) 1997-08-15 2001-08-28 Lsi Logic Corporation Performing optical proximity correction with the aid of design rule checkers
JPH09246391A (en) 1996-03-06 1997-09-19 Sharp Corp Wiring designing method and device
KR100439562B1 (en) 1996-03-07 2005-10-19 마츠시타 덴끼 산교 가부시키가이샤 Transistor Placement Method
TW341721B (en) 1996-03-14 1998-10-01 Matsushita Electric Ind Co Ltd Formation of flat pattern, flat pattern forming apparatus, and semiconductor integrated circuit device
US5729466A (en) 1996-04-03 1998-03-17 Cadence Design Systems, Inc. Optimization multiple performance criteria by simulating the behavior of a constraint graph expanded by subgraphs derived from PWL convex cost functions
US5663891A (en) 1996-04-03 1997-09-02 Cadence Design Systems, Inc. Optimization of multiple performance criteria of integrated circuits by expanding a constraint graph with subgraphs derived from multiple PWL convex cost functions
US6480995B1 (en) 1996-04-15 2002-11-12 Altera Corporation Algorithm and methodology for the polygonalization of sparse circuit schematics
US5801954A (en) 1996-04-24 1998-09-01 Micron Technology, Inc. Process for designing and checking a mask layout
US5825661A (en) 1996-05-01 1998-10-20 International Business Machines Corporation Method and apparatus for automatic post-layout optimization of an integrated circuit
US5930499A (en) 1996-05-20 1999-07-27 Arcadia Design Systems, Inc. Method for mixed placement of structured and non-structured circuit elements
US5818729A (en) 1996-05-23 1998-10-06 Synopsys, Inc. Method and system for placing cells using quadratic placement and a spanning tree model
JP2798055B2 (en) 1996-05-30 1998-09-17 日本電気株式会社 Layout method of semiconductor integrated circuit
JP3346982B2 (en) 1996-06-13 2002-11-18 株式会社東芝 Apparatus and method for generating layout of integrated circuit
US5798936A (en) 1996-06-21 1998-08-25 Avant| Corporation Congestion-driven placement method and computer-implemented integrated-circuit design tool
US5963455A (en) 1996-06-28 1999-10-05 Lsi Logic Corporation Advanced modular cell placement system with functional sieve optimization technique
US6067409A (en) 1996-06-28 2000-05-23 Lsi Logic Corporation Advanced modular cell placement system
US6026223A (en) 1996-06-28 2000-02-15 Scepanovic; Ranko Advanced modular cell placement system with overlap remover with minimal noise
US5887155A (en) 1996-07-25 1999-03-23 Microunity Systems Engineering, Inc. Vertex based geometry engine system for use in integrated circuit design
US5795688A (en) 1996-08-14 1998-08-18 Micron Technology, Inc. Process for detecting defects in photomasks through aerial image comparisons
JP3364385B2 (en) 1996-08-22 2003-01-08 株式会社東芝 Shape simulation method
US5896300A (en) 1996-08-30 1999-04-20 Avant| Corporation Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits by filtering timing error bounds for layout critical nets
US6349401B2 (en) 1996-09-12 2002-02-19 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit, design method and computer-readable medium using a permissive current ratio
US6228539B1 (en) 1996-09-18 2001-05-08 Numerical Technologies, Inc. Phase shifting circuit manufacture method and apparatus
US6035108A (en) 1996-10-17 2000-03-07 Nec Corporation Figure layout compaction method and compaction device
US5987240A (en) 1996-10-29 1999-11-16 International Business Machines Corporation Design rules checker for an integrated circuit design
US5984510A (en) * 1996-11-01 1999-11-16 Motorola Inc. Automatic synthesis of standard cell layouts
US6209123B1 (en) 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US6006024A (en) 1996-11-01 1999-12-21 Motorola, Inc. Method of routing an integrated circuit
US6091892A (en) 1996-11-13 2000-07-18 Xilinx, Inc. Method for mapping product terms in a complex programmable logic device
US6086630A (en) 1996-12-23 2000-07-11 Nortel Networks Corporation Automated PCB checklist
WO1998033103A1 (en) 1997-01-22 1998-07-30 Siemens Aktiengesellschaft Method and device for docking an autonomous mobile unit
US6701289B1 (en) 1997-01-27 2004-03-02 Unisys Corporation Method and apparatus for using a placement tool to manipulate cell substitution lists
JPH10207038A (en) 1997-01-28 1998-08-07 Matsushita Electric Ind Co Ltd Reticle and pattern forming method
US5936868A (en) * 1997-03-06 1999-08-10 Harris Corporation Method for converting an integrated circuit design for an upgraded process
JP3042443B2 (en) 1997-03-14 2000-05-15 日本電気株式会社 How to create mask pattern data
US6321366B1 (en) 1997-05-02 2001-11-20 Axis Systems, Inc. Timing-insensitive glitch-free logic system and method
US6078738A (en) 1997-05-08 2000-06-20 Lsi Logic Corporation Comparing aerial image to SEM of photoresist or substrate pattern for masking process characterization
JPH10313058A (en) 1997-05-13 1998-11-24 Toshiba Corp Semiconductor integrated circuit designing device and method therefor and computer readable recording medium for recording semiconductor integrated circuit design program and manufacture of the same circuit
KR100211123B1 (en) 1997-05-23 1999-07-15 윤종용 Multi-stage interconnecting network for high speed packet switching
JP3024593B2 (en) 1997-06-05 2000-03-21 日本電気株式会社 Layout design method and layout design device
US6066179A (en) 1997-06-13 2000-05-23 University Of Edinburgh Property estimation of an integrated circuit
US6016357A (en) 1997-06-16 2000-01-18 International Business Machines Corporation Feedback method to repair phase shift masks
US6378114B1 (en) 1997-07-01 2002-04-23 Synopsys, Inc. Method for the physical placement of an integrated circuit adaptive to netlist changes
US5845233A (en) 1997-07-30 1998-12-01 Lucent Technologies, Inc. Method and apparatus for calibrating static timing analyzer to path delay measurements
JP3045114B2 (en) 1997-08-19 2000-05-29 日本電気株式会社 Method for creating charged particle beam drawing data and recording medium storing pattern data creating program for drawing
US6077308A (en) 1997-08-21 2000-06-20 Micron Technology, Inc. Creating layout for integrated circuit structures
WO1999014636A1 (en) 1997-09-17 1999-03-25 Numerical Technologies, Inc. Method and apparatus for data hierarchy maintenance in a system for mask description
US7107571B2 (en) 1997-09-17 2006-09-12 Synopsys, Inc. Visual analysis and verification system using advanced tools
AU9396198A (en) 1997-09-17 1999-04-05 Numerical Technologies, Inc. Data hierarchy layout correction and verification method and apparatus
US6470489B1 (en) 1997-09-17 2002-10-22 Numerical Technologies, Inc. Design rule checking system and method
US7617474B2 (en) 1997-09-17 2009-11-10 Synopsys, Inc. System and method for providing defect printability analysis of photolithographic masks with job-based automation
US6757645B2 (en) 1997-09-17 2004-06-29 Numerical Technologies, Inc. Visual inspection and verification system
US7093229B2 (en) 1997-09-17 2006-08-15 Synopsys, Inc. System and method for providing defect printability analysis of photolithographic masks with job-based automation
US6774899B1 (en) 1997-09-18 2004-08-10 Mitsubishi Electric Research Laboratories, Inc. Drawing graphs using user selectable visual oragnization features and/or other user controlled constraints
US6009250A (en) 1997-09-30 1999-12-28 Synopsys, Inc. Selective flattening in layout areas in computer implemented integrated circuit design
US6275971B1 (en) 1997-09-30 2001-08-14 Philips Electronics North America Corporation Methods and apparatus for design rule checking
US6009251A (en) 1997-09-30 1999-12-28 Synopsys, Inc. Method and system for layout verification of an integrated circuit design with reusable subdesigns
US6011911A (en) 1997-09-30 2000-01-04 Synopsys, Inc. Layout overlap detection with selective flattening in computer implemented integrated circuit design
US6237128B1 (en) 1997-10-01 2001-05-22 International Business Machines Corporation Method and apparatus for enabling parallel layout checking of designing VLSI-chips
US5965306A (en) 1997-10-15 1999-10-12 International Business Machines Corporation Method of determining the printability of photomask defects
US6091723A (en) 1997-10-22 2000-07-18 Lucent Technologies, Inc. Sorting networks having improved layouts
US6091072A (en) 1997-10-23 2000-07-18 International Business Machines Corporation Piece-wise processing of very large semiconductor designs
US6080204A (en) 1997-10-27 2000-06-27 Altera Corporation Method and apparatus for contemporaneously compiling an electronic circuit design by contemporaneously bipartitioning the electronic circuit design using parallel processing
US5953517A (en) 1997-11-20 1999-09-14 Carnegie Mellon University Method of optimizing component layout using a pattern based search
JP4076644B2 (en) 1997-12-05 2008-04-16 株式会社ルネサステクノロジ Pattern distortion detection apparatus and detection method
US6230304B1 (en) 1997-12-24 2001-05-08 Magma Design Automation, Inc. Method of designing a constraint-driven integrated circuit layout
US6083275A (en) * 1998-01-09 2000-07-04 International Business Machines Corporation Optimized phase shift design migration
US6249902B1 (en) 1998-01-09 2001-06-19 Silicon Perspective Corporation Design hierarchy-based placement
JP4229998B2 (en) 1998-01-19 2009-02-25 株式会社ルネサステクノロジ Semiconductor device and manufacturing method of semiconductor device
WO2004102657A1 (en) 1998-01-26 2004-11-25 Masahiro Sano Method and apparatus for optimizing circuit signal line, recording media of optimization program, and recording media of method and program for circuit design
US6145117A (en) 1998-01-30 2000-11-07 Tera Systems Incorporated Creating optimized physical implementations from high-level descriptions of electronic design using placement based information
US6208907B1 (en) 1998-01-30 2001-03-27 International Business Machines Corporation Domino to static circuit technique
US6178360B1 (en) 1998-02-05 2001-01-23 Micron Technology, Inc. Methods and apparatus for determining optimum exposure threshold for a given photolithographic model
US6080201A (en) 1998-02-10 2000-06-27 International Business Machines Corporation Integrated placement and synthesis for timing closure of microprocessors
US6286128B1 (en) 1998-02-11 2001-09-04 Monterey Design Systems, Inc. Method for design optimization using logical and physical information
US6091845A (en) 1998-02-24 2000-07-18 Micron Technology, Inc. Inspection technique of photomask
JP4268233B2 (en) 1998-02-25 2009-05-27 富士通マイクロエレクトロニクス株式会社 Manufacturing method of semiconductor device
US6009252A (en) 1998-03-05 1999-12-28 Avant! Corporation Methods, apparatus and computer program products for determining equivalencies between integrated circuit schematics and layouts using color symmetrizing matrices
US6446239B1 (en) 1998-03-10 2002-09-03 Monterey Design Systems, Inc. Method and apparatus for optimizing electronic design
US6449761B1 (en) 1998-03-10 2002-09-10 Monterey Design Systems, Inc. Method and apparatus for providing multiple electronic design solutions
JP4156700B2 (en) 1998-03-16 2008-09-24 富士通株式会社 EXPOSURE DATA CREATION METHOD, EXPOSURE DATA CREATION DEVICE, AND RECORDING MEDIUM
JP3120838B2 (en) 1998-03-24 2000-12-25 日本電気株式会社 Graphic layout compression system and graphic layout compression method
JP3070679B2 (en) 1998-03-24 2000-07-31 日本電気株式会社 Graphic layout compression system and graphic layout compression method
US6099583A (en) 1998-04-08 2000-08-08 Xilinx, Inc. Core-based placement and annealing methods for programmable logic devices
US6086631A (en) 1998-04-08 2000-07-11 Xilinx, Inc. Post-placement residual overlap removal method for core-based PLD programming process
US6189132B1 (en) * 1998-04-09 2001-02-13 International Business Machines Corporation Design rule correction system and method
US6442743B1 (en) 1998-06-12 2002-08-27 Monterey Design Systems Placement method for integrated circuit design using topo-clustering
US6670080B2 (en) * 1998-07-21 2003-12-30 Canon Kabushiki Kaisha Mask pattern creating method and mask pattern creating apparatus
US6269277B1 (en) * 1998-07-27 2001-07-31 The Leland Stanford Junior University Board Of Trustees System and method for designing integrated circuits
JP2000048052A (en) 1998-07-27 2000-02-18 Mitsubishi Electric Corp Method and device for verifying layout
US6339836B1 (en) 1998-08-24 2002-01-15 Mentor Graphics Corporation Automated design partitioning
US6357036B1 (en) * 1998-10-02 2002-03-12 Cirrus Logic, Inc. Computerized method and apparatus for designing wire bond diagrams and locating bond pads for a semiconductor device
US7065729B1 (en) 1998-10-19 2006-06-20 Chapman David C Approach for routing an integrated circuit
US6261728B1 (en) 1998-10-19 2001-07-17 Vanguard International Semiconductor Corporation Mask image scanning exposure method
US6608920B1 (en) 1998-10-29 2003-08-19 Applied Materials, Inc. Target acquisition technique for CD measurement machine
JP2000150341A (en) 1998-11-09 2000-05-30 Nec Corp Data preparation method, data verification method, data display method and exposure system for charged particle beam direct writing
US6336205B1 (en) 1998-11-12 2002-01-01 Matsushita Electric Industrial Co., Ltd. Method for designing semiconductor integrated circuit
US6310398B1 (en) 1998-12-03 2001-10-30 Walter M. Katz Routable high-density interfaces for integrated circuit devices
US6272392B1 (en) 1998-12-04 2001-08-07 Advanced Micro Devices, Inc. Methodology for extracting effective lens aberrations using a neural network
US6282693B1 (en) 1998-12-16 2001-08-28 Synopsys, Inc. Non-linear optimization system and method for wire length and density within an automatic electronic circuit placer
US6301693B1 (en) 1998-12-16 2001-10-09 Synopsys, Inc. Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer
US6205571B1 (en) * 1998-12-29 2001-03-20 International Business Machines Corporation X-Y grid tree tuning method
US6324673B1 (en) * 1999-01-14 2001-11-27 Princeton University Method and apparatus for edge-endpoint-based VLSI design rule checking
US6381731B1 (en) 1999-01-19 2002-04-30 Laurence W. Grodd Placement based design cells injection into an integrated circuit design
US6171731B1 (en) 1999-01-20 2001-01-09 Lsi Logic Corporation Hybrid aerial image simulation
US6691297B1 (en) 1999-03-04 2004-02-10 Matsushita Electric Industrial Co., Ltd. Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
US6345210B1 (en) 1999-03-08 2002-02-05 Advanced Micro Devices, Inc. Method of using critical dimension mapping to qualify a reticle used in integrated circuit fabrication
US6756811B2 (en) 2000-03-10 2004-06-29 Easic Corporation Customizable and programmable cell array
JP3977544B2 (en) 1999-03-12 2007-09-19 株式会社東芝 Circuit design method for semiconductor device and program storage medium
US6370673B1 (en) 1999-03-22 2002-04-09 Synopsys, Inc. Method and system for high speed detailed placement of cells within an integrated circuit design
US6553338B1 (en) 1999-04-27 2003-04-22 Magma Design Automation, Inc. Timing optimization in presence of interconnect delays
US6467076B1 (en) 1999-04-30 2002-10-15 Nicolas Bailey Cobb Method and apparatus for submicron IC design
US6249904B1 (en) * 1999-04-30 2001-06-19 Nicolas Bailey Cobb Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion
JP3382889B2 (en) 1999-06-11 2003-03-04 山形日本電気株式会社 Signal observing electrode arrangement method and apparatus
US6425112B1 (en) 1999-06-17 2002-07-23 International Business Machines Corporation Auto correction of error checked simulated printed images
US6282694B1 (en) 1999-06-18 2001-08-28 Chung-Kuan Cheng IC design floorplan generation using ceiling and floor contours on an O-tree structure
GB9914380D0 (en) 1999-06-21 1999-08-18 Regan Timothy J Method of scaling an integrated circuit
US6127071A (en) 1999-06-22 2000-10-03 International Business Machines Corporation Serif mask design for correcting severe corner rounding and line end shortening in lithography
US6550017B1 (en) 1999-06-29 2003-04-15 Sun Microsystems, Inc. System and method of monitoring a distributed fault tolerant computer system
JP2001014376A (en) 1999-07-02 2001-01-19 Mitsubishi Electric Corp Design rule generation system and recording medium where the program is recorded
US6465138B1 (en) 1999-08-19 2002-10-15 William Stanton Method for designing and making photolithographic reticle, reticle, and photolithographic process
US7796801B2 (en) * 1999-08-26 2010-09-14 Nanogeometry Research Inc. Pattern inspection apparatus and method
JP2001067384A (en) 1999-08-26 2001-03-16 Matsushita Electric Ind Co Ltd Database for designing integrated circuit device and method for designing the device
US7605940B2 (en) 1999-09-17 2009-10-20 Silverbrook Research Pty Ltd Sensing device for coded data
US8416468B2 (en) 1999-09-17 2013-04-09 Silverbrook Research Pty Ltd Sensing device for subsampling imaged coded data
US7128270B2 (en) 1999-09-17 2006-10-31 Silverbrook Research Pty Ltd Scanning device for coded data
US6782524B2 (en) 1999-09-22 2004-08-24 Dupont Photomasks, Inc. Photomask and integrated circuit manufactured by automatically correcting design rule violations in a mask layout file
US6472107B1 (en) 1999-09-30 2002-10-29 Photronics, Inc. Disposable hard mask for photomask plasma etching
JP2001110903A (en) 1999-10-13 2001-04-20 Matsushita Electric Ind Co Ltd Layout structure of integrated circuit, and method and device for designing layout of cmos circuit
US7036103B2 (en) 1999-10-14 2006-04-25 Synopsys, Inc. Detailed placer for optimizing high density cell placement in a linear runtime
JP4442962B2 (en) 1999-10-19 2010-03-31 株式会社ルネサステクノロジ Photomask manufacturing method
US6388736B1 (en) 1999-11-15 2002-05-14 Asm Lithography B.V. Imaging method using phase boundary masking with modified illumination
JP3822009B2 (en) 1999-11-17 2006-09-13 株式会社東芝 AUTOMATIC DESIGN METHOD, EXPOSURE MASK SET, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE MANUFACTURING METHOD, AND RECORDING MEDIUM CONTAINING AUTOMATIC DESIGN PROGRAM
US6643616B1 (en) * 1999-12-07 2003-11-04 Yuri Granik Integrated device structure prediction based on model curvature
US20020073394A1 (en) * 1999-12-07 2002-06-13 Milor Linda Susan Methodology for increasing yield, manufacturability, and performance of integrated circuits through correction of photolithographic masks
GB9929084D0 (en) 1999-12-08 2000-02-02 Regan Timothy J Modification of integrated circuits
JP3390393B2 (en) * 1999-12-21 2003-03-24 エヌイーシーマイクロシステム株式会社 Wiring method of automatic placement and routing system and recording medium recording wiring method of automatic placement and routing system
US6625800B1 (en) 1999-12-30 2003-09-23 Intel Corporation Method and apparatus for physical image based inspection system
US6516450B1 (en) * 2000-01-03 2003-02-04 Advanced Micro Devices, Inc. Variable design rule tool
US7299459B1 (en) 2000-01-19 2007-11-20 Sabio Labs, Inc. Parser for signomial and geometric programs
JP3317948B2 (en) 2000-01-20 2002-08-26 エヌイーシーマイクロシステム株式会社 Layout design method of semiconductor integrated circuit and semiconductor integrated circuit
US6882012B2 (en) 2000-02-28 2005-04-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and a method of manufacturing the same
JP4700160B2 (en) 2000-03-13 2011-06-15 株式会社半導体エネルギー研究所 Semiconductor device
US6351841B1 (en) 2000-03-21 2002-02-26 Cadence Design Systems, Inc. Method and apparatus for creating multi-gate transistors with integrated circuit polygon compactors
JP4587520B2 (en) 2000-03-28 2010-11-24 ルネサスエレクトロニクス株式会社 Automatic placement and routing method for semiconductor integrated circuit
US6519751B2 (en) * 2000-03-31 2003-02-11 Intel Corporation Method and apparatus for accurate crosspoint allocation in VLSI area routing
DE10017767A1 (en) 2000-04-10 2001-10-18 Infineon Technologies Ag Process for the production of masks for the production of semiconductor structures
FR2807539B1 (en) * 2000-04-11 2002-06-07 Centre Nat Etd Spatiales METHOD AND INSTALLATION FOR THE AUTOMATIC OPTIMAL LOCATION OF AN OPERATION ON AN INTEGRATED CIRCUIT
JP3892205B2 (en) 2000-04-14 2007-03-14 松下電器産業株式会社 Layout compaction method
JP3434780B2 (en) * 2000-04-25 2003-08-11 Necエレクトロニクス株式会社 Semiconductor device
US6829380B1 (en) 2000-04-28 2004-12-07 Advanced Micro Devices, Inc. Optimization of OPC design factors utilizing an advanced algorithm on a low voltage CD-SEM system
DE10025583A1 (en) 2000-05-24 2001-12-06 Infineon Technologies Ag Integrated circuit cell layout optimisation method has initial cell layout automatically modified after optimisation of component dimensions
US7370403B1 (en) * 2000-06-06 2008-05-13 Taiwan Semiconductor Manufacturing Co., Ltd. Method of fabricating a planar spiral inductor structure having an enhanced Q value
US6469540B2 (en) 2000-06-15 2002-10-22 Nec Corporation Reconfigurable device having programmable interconnect network suitable for implementing data paths
US6240004B1 (en) 2000-06-19 2001-05-29 James B. Kuo Low-voltage content addressable memory cell with a fast tag-compare capability using partially-depleted SOI CMOS dynamic-threshold techniques
US6539533B1 (en) 2000-06-20 2003-03-25 Bae Systems Information And Electronic Systems Integration, Inc. Tool suite for the rapid development of advanced standard cell libraries
US7225423B2 (en) * 2000-06-30 2007-05-29 Zenasis Technologies, Inc. Method for automated design of integrated circuits with targeted quality objectives using dynamically generated building blocks
JP4077141B2 (en) 2000-06-30 2008-04-16 株式会社東芝 Design rule creation method, design rule creation system, and recording medium
US6536023B1 (en) 2000-07-03 2003-03-18 Cadence Design Systems, Inc. Method and system for hierarchical metal-end, enclosure and exposure checking
US7028285B2 (en) 2000-07-05 2006-04-11 Synopsys, Inc. Standard cell design incorporating phase information
US6524752B1 (en) 2000-07-05 2003-02-25 Numerical Technologies, Inc. Phase shift masking for intersecting lines
US6733929B2 (en) 2000-07-05 2004-05-11 Numerical Technologies, Inc. Phase shift masking for complex patterns with proximity adjustments
US6787271B2 (en) 2000-07-05 2004-09-07 Numerical Technologies, Inc. Design and layout of phase shifting photolithographic masks
US6811935B2 (en) 2000-07-05 2004-11-02 Numerical Technologies, Inc. Phase shift mask layout process for patterns including intersecting line segments
US6866971B2 (en) 2000-09-26 2005-03-15 Synopsys, Inc. Full phase shifting mask in damascene process
US7020205B1 (en) 2000-07-12 2006-03-28 Thomson Licensing Sending progressive video sequences suitable for MPEG and other data formats
DE50112126D1 (en) 2000-07-26 2007-04-12 Qimonda Ag METHOD FOR DETERMINING THE IMAGABILITY OF INTEGRATED SEMICONDUCTOR CIRCUITS FOR ALTERNATIVE PHASE MASKS
US6834380B2 (en) * 2000-08-03 2004-12-21 Qualcomm, Incorporated Automated EMC-driven layout and floor planning of electronic devices and systems
US6668366B2 (en) 2000-08-18 2003-12-23 Texas Instruments Incorporated System and method for processing a transistor channel layout
US6453457B1 (en) * 2000-09-29 2002-09-17 Numerical Technologies, Inc. Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout
JP2002110808A (en) 2000-09-29 2002-04-12 Toshiba Microelectronics Corp Lsi layout design system, layout design method, layout design program, and semiconductor integrated circuit device
US6794677B2 (en) 2000-10-02 2004-09-21 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit device and method for fabricating the same
US6550047B1 (en) 2000-10-02 2003-04-15 Artisan Components, Inc. Semiconductor chip input/output cell design and automated generation methods
US7440449B2 (en) 2000-10-06 2008-10-21 Irvine Sensors Corp. High speed switching module comprised of stacked layers incorporating t-connect structures
JP2002122978A (en) 2000-10-18 2002-04-26 Sony Corp Method for verifying mask data and computer-readable recording medium with recorded verification program
US6584610B1 (en) 2000-10-25 2003-06-24 Numerical Technologies, Inc. Incrementally resolved phase-shift conflicts in layouts for phase-shifted features
US6557153B1 (en) 2000-11-15 2003-04-29 Reshape, Inc. Method and system for implementing a user interface for performing physical design operations on an integrated circuit netlist
JP2002164432A (en) 2000-11-24 2002-06-07 Mitsubishi Electric Corp Apparatus for extracting semiconductor circuit, apparatus for automatic layout and wiring and its method, and library distribution system
JP4090683B2 (en) * 2000-11-27 2008-05-28 株式会社東芝 Pattern evaluation method, pattern evaluation apparatus, and computer-readable recording medium
AU3840902A (en) 2000-11-30 2002-06-11 Sigma C Gmbh Method and device for determining the properties of an integrated circuit
US6665856B1 (en) * 2000-12-01 2003-12-16 Numerical Technologies, Inc. Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects
US6665854B2 (en) 2000-12-04 2003-12-16 Matsushita Electric Industrial Co., Ltd. Method and apparatus of checking mount quality of circuit board
US6957410B2 (en) * 2000-12-07 2005-10-18 Cadence Design Systems, Inc. Method and apparatus for adaptively selecting the wiring model for a design region
US6895567B1 (en) 2001-06-03 2005-05-17 Cadence Design Systems, Inc. Method and arrangement for layout of gridless nonManhattan semiconductor integrated circuit designs
US6957411B1 (en) * 2001-06-03 2005-10-18 Cadence Design Systems, Inc. Gridless IC layout and method and apparatus for generating such a layout
JP2002208277A (en) 2001-01-05 2002-07-26 Toshiba Corp Sense amplifier control circuit for semiconductor memory
US6992290B2 (en) 2001-01-10 2006-01-31 Ebara Corporation Electron beam inspection system and inspection method and method of manufacturing devices using the system
US6578190B2 (en) 2001-01-11 2003-06-10 International Business Machines Corporation Process window based optical proximity correction of lithographic images
US6563566B2 (en) * 2001-01-29 2003-05-13 International Business Machines Corporation System and method for printing semiconductor patterns using an optimized illumination and reticle
US7117468B1 (en) 2002-01-22 2006-10-03 Cadence Design Systems, Inc. Layouts with routes with different spacings in different directions on the same layer, and method and apparatus for generating such layouts
JP2002259478A (en) 2001-02-28 2002-09-13 Nec Corp Integrated digital circuit design system and design method
GB0104945D0 (en) 2001-02-28 2001-04-18 3Com Corp Automatic generation of interconnect logic components
US6846596B2 (en) 2001-03-08 2005-01-25 Numerical Technologies, Inc. Alternating phase shift masking for multiple levels of masking resolution
US7392168B2 (en) 2001-03-13 2008-06-24 Yuri Granik Method of compensating for etch effects in photolithographic processing
US6925202B2 (en) * 2001-03-20 2005-08-02 Synopsys, Inc. System and method of providing mask quality control
US6553560B2 (en) 2001-04-03 2003-04-22 Numerical Technologies, Inc. Alleviating line end shortening in transistor endcaps by extending phase shifters
US6961545B2 (en) 2001-04-09 2005-11-01 Atheros Communications, Inc. Method and system for providing antenna diversity
US6574779B2 (en) 2001-04-12 2003-06-03 International Business Machines Corporation Hierarchical layout method for integrated circuits
JP2002312414A (en) 2001-04-13 2002-10-25 Toshiba Corp Layout design system of semiconductor integrated circuit device, wiring design method, wiring design program, and manufacturing method for semiconductor integrated circuit device
JP3856197B2 (en) * 2001-04-13 2006-12-13 ソニー株式会社 How to make OP mask
US7065727B2 (en) 2001-04-25 2006-06-20 Barcelona Design, Inc. Optimal simultaneous design and floorplanning of integrated circuit
JP2002329783A (en) * 2001-04-27 2002-11-15 Toshiba Corp Automatic wiring pattern layout method, optical layout pattern correction method, semiconductor integrated circuit manufactured based on automatic layout method and optical correction method, and optical automatic layout correction program
US6553562B2 (en) * 2001-05-04 2003-04-22 Asml Masktools B.V. Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques
US6569583B2 (en) * 2001-05-04 2003-05-27 Numerical Technologies, Inc. Method and apparatus for using phase shifter cutbacks to resolve phase shifter conflicts
US6789237B1 (en) 2001-05-11 2004-09-07 Northwestern University Efficient model order reduction via multi-point moment matching
US7791626B2 (en) 2001-05-30 2010-09-07 Zink Imaging, Inc. Print head pulsing techniques for multicolor printers
US6537844B1 (en) 2001-05-31 2003-03-25 Kabushiki Kaisha Toshiba Manufacturing method for exposure mask, generating method for mask substrate information, mask substrate, exposure mask, manufacturing method for semiconductor device and server
US7096449B1 (en) 2002-01-22 2006-08-22 Cadence Design Systems, Inc. Layouts with routes with different widths in different directions on the same layer, and method and apparatus for generating such layouts
US6852471B2 (en) 2001-06-08 2005-02-08 Numerical Technologies, Inc. Exposure control for phase shifting photolithographic masks
US7083879B2 (en) 2001-06-08 2006-08-01 Synopsys, Inc. Phase conflict resolution for photolithographic masks
JP2002368093A (en) 2001-06-12 2002-12-20 Mitsubishi Electric Corp Layout forming apparatus, layout forming method and program
JP3736622B2 (en) 2001-06-15 2006-01-18 セイコーエプソン株式会社 Line drive circuit, electro-optical device, and display device
KR100438433B1 (en) 2001-06-26 2004-07-03 삼성전자주식회사 Combination device with portable radiotelephone/personal digital assistant/digital camera assembly
JP4284173B2 (en) * 2001-06-29 2009-06-24 ケイデンス・デザイン・システムズ・インコーポレーテッド Two-dimensional compression system and method
US7178128B2 (en) 2001-07-13 2007-02-13 Synopsys Inc. Alternating phase shift mask design conflict resolution
JP4098502B2 (en) 2001-07-30 2008-06-11 株式会社東芝 Mask manufacturing method and LSI manufacturing method
US7014955B2 (en) 2001-08-28 2006-03-21 Synopsys, Inc. System and method for indentifying dummy features on a mask layer
US7058913B1 (en) 2001-09-06 2006-06-06 Cadence Design Systems, Inc. Analytical placement method and apparatus
US7155698B1 (en) * 2001-09-11 2006-12-26 The Regents Of The University Of California Method of locating areas in an image such as a photo mask layout that are sensitive to residual processing effects
US20030061583A1 (en) 2001-09-14 2003-03-27 Numerical Technologies, Inc. Shape and look-up table based design rule checking (DRC) for physical verification of integrated circuit layouts
US6548417B2 (en) * 2001-09-19 2003-04-15 Intel Corporation In-situ balancing for phase-shifting mask
US6751519B1 (en) 2001-10-25 2004-06-15 Kla-Tencor Technologies Corporation Methods and systems for predicting IC chip yield
JP2003133417A (en) 2001-10-26 2003-05-09 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device and its designing method
US6651235B2 (en) 2001-10-30 2003-11-18 Cadence Design Systems, Inc. Scalable, partitioning integrated circuit layout system
JP2003142584A (en) 2001-11-05 2003-05-16 Matsushita Electric Ind Co Ltd Method for designing semiconductor integrated circuit
US6880135B2 (en) 2001-11-07 2005-04-12 Synopsys, Inc. Method of incorporating lens aberration information into various process flows
US6757886B2 (en) * 2001-11-13 2004-06-29 International Business Machines Corporation Alternating phase shift mask design with optimized phase shapes
US6609245B2 (en) 2001-11-29 2003-08-19 International Business Machines Corporation Priority coloring for VLSI designs
JP2003168640A (en) 2001-12-03 2003-06-13 Hitachi Ltd Method of manufacturing semiconductor device
GB2382889A (en) 2001-12-05 2003-06-11 Cambridge Consultants microprocessor design system
US6766500B1 (en) 2001-12-06 2004-07-20 Synopsys, Inc. Multiple pass optimization for automatic electronic circuit placement
US6749971B2 (en) * 2001-12-11 2004-06-15 Advanced Micro Devices, Inc. Method of enhancing clear field phase shift masks with chrome border around phase 180 regions
EP1324543A1 (en) 2001-12-26 2003-07-02 Alcatel Method to protect RPR networks of extended topology, in particular RPR ring to ring and meshed backbone networks
US6658640B2 (en) * 2001-12-26 2003-12-02 Numerical Technologies, Inc. Simulation-based feed forward process control
US6757878B2 (en) 2001-12-31 2004-06-29 Intel Corporation Method and apparatus for layout synthesis of regular structures using relative placement
US7028272B2 (en) * 2002-01-03 2006-04-11 Texas Instruments Incorporated Reducing cell library development cycle time
US7178114B2 (en) 2002-05-31 2007-02-13 Springsoft, Inc. Scripted, hierarchical template-based IC physical layout system
JP4071502B2 (en) 2002-01-18 2008-04-02 東芝松下ディスプレイテクノロジー株式会社 Flat panel display
US7197738B1 (en) * 2002-08-09 2007-03-27 Cadence Design Systems, Inc. Method and apparatus for routing
JP2003218210A (en) 2002-01-23 2003-07-31 Mitsubishi Electric Corp Semiconductor integrated circuit automatic positioning/ wiring device and multi-source power supply method and program for semiconductor integrated circuit
US7013439B2 (en) * 2002-01-31 2006-03-14 Juan Andres Torres Robles Contrast based resolution enhancing technology
US6954921B2 (en) 2002-03-05 2005-10-11 Barcelona Design, Inc. Method and apparatus for automatic analog/mixed signal system design using geometric programming
TWI252516B (en) 2002-03-12 2006-04-01 Toshiba Corp Determination method of process parameter and method for determining at least one of process parameter and design rule
US6735749B2 (en) 2002-03-21 2004-05-11 Sun Microsystems, Inc. (Design rule check)/(electrical rule check) algorithms using a system resolution
SG114607A1 (en) * 2002-03-25 2005-09-28 Asml Masktools Bv Method and apparatus for performing rule gate shrink utilizing dipole illumination
KR100570196B1 (en) * 2002-07-26 2006-04-11 에이에스엠엘 마스크툴즈 비.브이. Method and apparatus of generating mask, method of printing a pattern, and computer program product
US6745372B2 (en) 2002-04-05 2004-06-01 Numerical Technologies, Inc. Method and apparatus for facilitating process-compliant layout optimization
US6802050B2 (en) 2002-04-07 2004-10-05 Barcelona Design, Inc. Efficient layout strategy for automated design layout tools
US6789246B1 (en) 2002-04-07 2004-09-07 Barcelona Design, Inc. Method and apparatus for automatic layout of circuit structures
US6909330B2 (en) 2002-04-07 2005-06-21 Barcelona Design, Inc. Automatic phase lock loop design using geometric programming
US7093205B2 (en) 2002-04-10 2006-08-15 Barcelona Design, Inc. Method and apparatus for efficient semiconductor process evaluation
US6671867B2 (en) 2002-04-11 2003-12-30 International Business Machines Corporation Analytical constraint generation for cut-based global placement
US7840803B2 (en) 2002-04-16 2010-11-23 Massachusetts Institute Of Technology Authentication of integrated circuits
US6954911B2 (en) * 2002-05-01 2005-10-11 Synopsys, Inc. Method and system for simulating resist and etch edges
US7035446B2 (en) 2002-05-22 2006-04-25 Lsi Logic Corporation Quality measurement of an aerial image
US7376260B2 (en) * 2002-05-22 2008-05-20 Lsi Logic Corporation Method for post-OPC multi layer overlay quality inspection
US7363099B2 (en) * 2002-06-07 2008-04-22 Cadence Design Systems, Inc. Integrated circuit metrology
US7124386B2 (en) * 2002-06-07 2006-10-17 Praesagus, Inc. Dummy fill for integrated circuits
WO2003104921A2 (en) * 2002-06-07 2003-12-18 Praesagus, Inc. Characterization adn reduction of variation for integrated circuits
US6892368B2 (en) 2002-06-10 2005-05-10 Sun Microsystems, Inc. Patching technique for correction of minimum area and jog design rule violations
JP4031954B2 (en) 2002-06-11 2008-01-09 富士通株式会社 Integrated circuit diagnostic device and diagnostic method
US6785879B2 (en) 2002-06-11 2004-08-31 Numerical Technologies, Inc. Model-based data conversion
US6931613B2 (en) 2002-06-24 2005-08-16 Thomas H. Kauth Hierarchical feature extraction for electrical interaction calculations
JP4646485B2 (en) 2002-06-25 2011-03-09 ルネサスエレクトロニクス株式会社 Thin film magnetic memory device
US6816998B2 (en) 2002-07-23 2004-11-09 Sun Microsystems, Inc. Correction of spacing violations between dummy geometries and wide class objects of design geometries
US6892363B2 (en) 2002-07-23 2005-05-10 Sun Microsystems, Inc. Correction of width violations of dummy geometries
US6792586B2 (en) 2002-07-23 2004-09-14 Sun Microsystems, Inc. Correction of spacing violations between wide class objects of dummy geometries
US6871332B2 (en) 2002-07-23 2005-03-22 Sun Microsystems, Inc. Structure and method for separating geometries in a design layout into multi-wide object classes
US7943436B2 (en) * 2002-07-29 2011-05-17 Synopsys, Inc. Integrated circuit devices and methods and apparatuses for designing integrated circuit devices
JP4365566B2 (en) 2002-07-31 2009-11-18 富士通マイクロエレクトロニクス株式会社 Light intensity simulation method and photomask design method
JP3875158B2 (en) 2002-08-09 2007-01-31 株式会社東芝 Exposure apparatus determination system, exposure apparatus determination method, exposure apparatus determination program, and semiconductor device manufacturing method
US6782525B2 (en) 2002-09-05 2004-08-24 Lsi Logic Corporation Wafer process critical dimension, alignment, and registration analysis simulation tool
US7043071B2 (en) * 2002-09-13 2006-05-09 Synopsys, Inc. Soft defect printability simulation and analysis for masks
CA2404183C (en) 2002-09-19 2008-09-02 Scanimetrics Inc. Non-contact tester for integrated circuits
AU2002361532A1 (en) 2002-09-20 2004-04-08 Freescale Semiconductor, Inc. Apparatus and method for automated transistor and component folding to produce cell structures
US7172838B2 (en) * 2002-09-27 2007-02-06 Wilhelm Maurer Chromeless phase mask layout generation
DE10245452A1 (en) 2002-09-27 2004-04-08 Infineon Technologies Ag Method for determining the arrangement of contact areas on the active top side of a semiconductor chip
US6804808B2 (en) 2002-09-30 2004-10-12 Sun Microsystems, Inc. Redundant via rule check in a multi-wide object class design layout
US6883149B2 (en) 2002-09-30 2005-04-19 Sun Microsystems, Inc. Via enclosure rule check in a multi-wide object class design layout
US6832360B2 (en) 2002-09-30 2004-12-14 Sun Microsystems, Inc. Pure fill via area extraction in a multi-wide object class design layout
US6832364B2 (en) 2002-10-03 2004-12-14 International Business Machines Corporation Integrated lithographic layout optimization
US7242591B2 (en) 2002-10-08 2007-07-10 Dai Nippon Printing Co., Ltd. Wiring board incorporating components and process for producing the same
AU2003288976A1 (en) 2002-10-29 2004-05-25 Electronic Broking Services Limited Trading system
JP4426166B2 (en) 2002-11-01 2010-03-03 ユー・エム・シー・ジャパン株式会社 Semiconductor device design method, semiconductor device design program, and semiconductor device
US6861183B2 (en) 2002-11-13 2005-03-01 Lsi Logic Corporation Scatter dots
US6901576B2 (en) 2002-11-20 2005-05-31 International Business Machines Corporation Phase-width balanced alternating phase shift mask design
US6874133B2 (en) 2002-12-04 2005-03-29 Cadence Design Systems, Inc. Integrated circuit design layout compaction method
US6904587B2 (en) 2002-12-20 2005-06-07 Synopsys, Inc. Incremental lithography mask layout design and verification
WO2004058172A2 (en) 2002-12-23 2004-07-15 Gametech International, Inc. Enhanced gaming system
US7313508B2 (en) 2002-12-27 2007-12-25 Lsi Corporation Process window compliant corrections of design layout
US7013445B1 (en) 2002-12-31 2006-03-14 Cadence Design Systems, Inc. Post processor for optimizing manhattan integrated circuits placements into non manhattan placements
US6912704B1 (en) 2002-12-31 2005-06-28 Adence Design Systems, Inc. Method and system for floor planning non Manhattan semiconductor integrated circuits
US7506295B1 (en) 2002-12-31 2009-03-17 Cadence Design Systems, Inc. Non manhattan floor plan architecture for integrated circuits
US7089519B1 (en) 2002-12-31 2006-08-08 Cadence Design System, Inc. Method and system for performing placement on non Manhattan semiconductor integrated circuits
US7487474B2 (en) 2003-01-02 2009-02-03 Pdf Solutions, Inc. Designing an integrated circuit to improve yield using a variant design element
US6928634B2 (en) * 2003-01-02 2005-08-09 Yuri Granik Matrix optical process correction
US6883153B2 (en) * 2003-01-10 2005-04-19 Intel Corporation Minimization of microelectronic interconnect thickness variations
US7100129B1 (en) 2003-01-14 2006-08-29 Cadence Design Systems, Inc. Hierarchical gcell method and mechanism
US7096445B1 (en) 2003-01-14 2006-08-22 Cadence Design Systems, Inc. Non-orthogonal structures and space tiles for layout, placement, and routing of an integrated circuit
US6983440B1 (en) 2003-01-14 2006-01-03 Cadence Design Systems, Inc. Shape abstraction mechanism
JP4322509B2 (en) 2003-01-16 2009-09-02 株式会社東芝 Failure detection rate calculation device and failure detection rate calculation method
US6996790B2 (en) * 2003-01-30 2006-02-07 Synopsys, Inc. System and method for generating a two-dimensional yield map for a full layout
US6849393B2 (en) * 2003-02-14 2005-02-01 United Microelectronics Corp. Phase shifting lithographic process
AU2003900746A0 (en) 2003-02-17 2003-03-06 Silverbrook Research Pty Ltd Methods, systems and apparatus (NPS041)
US7149999B2 (en) 2003-02-25 2006-12-12 The Regents Of The University Of California Method for correcting a mask design layout
US7388686B2 (en) 2003-02-25 2008-06-17 Zink Imaging, Llc Image stitching for a multi-head printer
US7001693B2 (en) 2003-02-28 2006-02-21 International Business Machines Corporation Binary OPC for assist feature layout optimization
JP2004302932A (en) 2003-03-31 2004-10-28 Fujitsu Ltd Device and method for designing electronic circuit
US7010770B2 (en) * 2003-04-04 2006-03-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method of wide wire identification
US7698665B2 (en) 2003-04-06 2010-04-13 Luminescent Technologies, Inc. Systems, masks, and methods for manufacturable masks using a functional representation of polygon pattern
US6880134B2 (en) 2003-04-09 2005-04-12 Freescale Semiconductor, Inc. Method for improving capacitor noise and mismatch constraints in a semiconductor device
US7290252B2 (en) 2003-04-17 2007-10-30 International Business Machines Corporaiton Method and apparatus for building executable computer programs using compiled program libraries
JP2004342757A (en) 2003-05-14 2004-12-02 Toshiba Corp Semiconductor integrated circuit and method of designing the same
US7200827B1 (en) 2003-05-14 2007-04-03 Apex Design Systems, Inc. Chip-area reduction and congestion alleviation by timing-and-routability-driven empty-space propagation
US6986109B2 (en) 2003-05-15 2006-01-10 International Business Machines Corporation Practical method for hierarchical-preserving layout optimization of integrated circuit layout
US20040230933A1 (en) 2003-05-15 2004-11-18 Weaver Edward G. Tool flow process for physical design of integrated circuits
US6777147B1 (en) * 2003-05-21 2004-08-17 International Business Machines Corporation Method for evaluating the effects of multiple exposure processes in lithography
JP3924550B2 (en) 2003-05-22 2007-06-06 Necエレクトロニクス株式会社 Semiconductor device, layout device and method, and program
US6957400B2 (en) 2003-05-30 2005-10-18 Cadence Design Systems, Inc. Method and apparatus for quantifying tradeoffs for multiple competing goals in circuit design
EP1487019A1 (en) 2003-06-12 2004-12-15 Koninklijke Philips Electronics N.V. Electronic device and method of manufacturing thereof
US7007258B2 (en) 2003-06-13 2006-02-28 Sun Microsystems, Inc. Method, apparatus, and computer program product for generation of a via array within a fill area of a design layout
US7225422B2 (en) 2003-06-19 2007-05-29 International Business Machines Corporation Wire trimmed programmable logic array
US20060168551A1 (en) 2003-06-30 2006-07-27 Sanyo Electric Co., Ltd. Integrated circuit having a multi-layer structure and design method thereof
TWI244590B (en) 2003-06-30 2005-12-01 Taiwan Semiconductor Mfg System and method for reticle field layout design advanced features are not supported in freeware version
US20050008942A1 (en) 2003-07-08 2005-01-13 Yung-Feng Cheng [photomask with internal assistant pattern forenhancing resolution of multi-dimension pattern]
US6993741B2 (en) 2003-07-15 2006-01-31 International Business Machines Corporation Generating mask patterns for alternating phase-shift mask lithography
US20050234684A1 (en) 2004-04-19 2005-10-20 Mentor Graphics Corp. Design for manufacturability
US7076746B2 (en) * 2003-08-04 2006-07-11 Lsi Logic Corporation Method and apparatus for mapping platform-based design to multiple foundry processes
US7100134B2 (en) 2003-08-18 2006-08-29 Aprio Technologies, Inc. Method and platform for integrated physical verifications and manufacturing enhancements
US7134102B2 (en) 2003-09-12 2006-11-07 Infineon Technologies Ag Automated layout transformation system and method
US6961920B2 (en) * 2003-09-18 2005-11-01 International Business Machines Corporation Method for interlayer and yield based optical proximity correction
WO2005031460A2 (en) 2003-09-24 2005-04-07 Clear Shape Technologies, Inc. Lithograph method and system with selective illumination of mask features separated in the frequency domain using different illumination schemes
US6957402B2 (en) * 2003-09-24 2005-10-18 Artisan Components, Inc. Yield maximization in the manufacture of integrated circuits
US6978438B1 (en) * 2003-10-01 2005-12-20 Advanced Micro Devices, Inc. Optical proximity correction (OPC) technique using generalized figure of merit for photolithograhic processing
US7187796B1 (en) 2003-10-01 2007-03-06 Advanced Micro Devices, Inc. Systems and methods that employ exposure compensation to provide uniform CD control on reticle during fabrication
US7003758B2 (en) * 2003-10-07 2006-02-21 Brion Technologies, Inc. System and method for lithography simulation
US7904882B2 (en) 2003-10-16 2011-03-08 Salesforce.Com, Inc. Managing virtual business instances within a computer network
US7287239B2 (en) * 2003-10-27 2007-10-23 International Business Machines Corporation Performance in model-based OPC engine utilizing efficient polygon pinning method
US7603641B2 (en) 2003-11-02 2009-10-13 Mentor Graphics Corporation Power/ground wire routing correction and optimization
US7360191B2 (en) 2003-11-06 2008-04-15 Clear Shape Technologies, Inc. Delta information design closure integrated circuit fabrication
EP1683188A4 (en) 2003-11-06 2008-08-06 Clear Shape Technologies Inc Delta-information design closure in integrated circuit fabrication
JP2005149313A (en) 2003-11-18 2005-06-09 Toshiba Corp Design method of semiconductor integrated circuit, and semiconductor integrated circuit
US7117456B2 (en) 2003-12-03 2006-10-03 International Business Machines Corporation Circuit area minimization using scaling
US7401312B2 (en) 2003-12-11 2008-07-15 International Business Machines Corporation Automatic method for routing and designing an LSI
US7069534B2 (en) 2003-12-17 2006-06-27 Sahouria Emile Y Mask creation with hierarchy management using cover cells
JP2005181523A (en) 2003-12-17 2005-07-07 Toshiba Corp Design pattern correcting method, mask pattern forming method, method for manufacturing semiconductor device, design pattern correction system, and design pattern correcting program
US7269803B2 (en) 2003-12-18 2007-09-11 Lsi Corporation System and method for mapping logical components to physical locations in an integrated circuit design environment
JP4357287B2 (en) 2003-12-18 2009-11-04 株式会社東芝 Correction guide generation method, pattern creation method, mask manufacturing method, semiconductor device manufacturing method, and program
US7039896B2 (en) * 2003-12-18 2006-05-02 Lsi Logic Corporation Gradient method of mask edge correction
KR100702552B1 (en) 2003-12-22 2007-04-04 인터내셔널 비지네스 머신즈 코포레이션 METHOD AND DEVICE FOR AUTOMATED LAYER GENERATION FOR DOUBLE-GATE FinFET DESIGNS
US20050134820A1 (en) * 2003-12-22 2005-06-23 Asml Netherlands B.V. Method for exposing a substrate, patterning device, and lithographic apparatus
KR100529619B1 (en) 2003-12-27 2005-11-17 동부아남반도체 주식회사 A mask of a semiconductor device, and a pattern forming method thereof
US7120887B2 (en) 2004-01-16 2006-10-10 International Business Machines Corporation Cloned and original circuit shape merging
JP4794130B2 (en) 2004-01-20 2011-10-19 ルネサスエレクトロニクス株式会社 Mask pattern data automatic correction method and program thereof
CN1910516B (en) * 2004-01-29 2011-01-12 克拉-坦科技术股份有限公司 Computer-implemented methods for detecting defects in reticle design data
JP2005217321A (en) 2004-01-30 2005-08-11 Nec Electronics Corp Automatic arrangement wiring device, method for arrangement wiring semiconductor device, semiconductor device and its manufacturing method
US7111276B2 (en) 2004-02-05 2006-09-19 Synopsys, Inc. Correcting 3D effects in phase shifting masks using sub-resolution features
US7175942B2 (en) 2004-02-05 2007-02-13 International Business Machines Corporation Method of conflict avoidance in fabrication of gate-shrink alternating phase shifting masks
US7523429B2 (en) 2004-02-20 2009-04-21 Takumi Technology Corporation System for designing integrated circuits with enhanced manufacturability
US7313769B1 (en) 2004-03-01 2007-12-25 Advanced Micro Devices, Inc. Optimizing an integrated circuit layout by taking into consideration layout interactions as well as extra manufacturability margin
US7115343B2 (en) 2004-03-10 2006-10-03 International Business Machines Corporation Pliant SRAF for improved performance and manufacturability
US7194725B1 (en) * 2004-04-02 2007-03-20 Advanced Micro Devices, Inc. System and method for design rule creation and selection
US7269804B2 (en) * 2004-04-02 2007-09-11 Advanced Micro Devices, Inc. System and method for integrated circuit device design and manufacture using optical rule checking to screen resolution enhancement techniques
US7080349B1 (en) * 2004-04-05 2006-07-18 Advanced Micro Devices, Inc. Method of developing optimized optical proximity correction (OPC) fragmentation script for photolithographic processing
US20050229130A1 (en) * 2004-04-07 2005-10-13 Aprio Technologies, Inc. Method and apparatus for selective, incremental, reconfigurable and reusable semiconductor manufacturing resolution-enhancements
US7073144B2 (en) 2004-04-15 2006-07-04 International Business Machines Corporation Stability metrics for placement to quantify the stability of placement algorithms
US20050240895A1 (en) 2004-04-20 2005-10-27 Smith Adlai H Method of emulation of lithographic projection tools
US7448012B1 (en) * 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US8176445B1 (en) 2005-04-15 2012-05-08 Qi-De Qian Method and system for optimizing integrated circuit layout
JP4476684B2 (en) 2004-04-28 2010-06-09 株式会社東芝 Pattern correction method, pattern correction system, pattern correction program, mask creation method, and semiconductor device manufacturing method
GB2414111B (en) 2004-04-30 2010-01-27 Ims Nanofabrication Gmbh Advanced pattern definition for particle-beam processing
GB2413694A (en) 2004-04-30 2005-11-02 Ims Nanofabrication Gmbh Particle-beam exposure apparatus
EP1759321A4 (en) 2004-05-01 2009-10-28 Cadence Design Systems Inc Method and apparatus for designing integrated circuit layouts
US7082588B2 (en) 2004-05-01 2006-07-25 Cadence Design Systems, Inc. Method and apparatus for designing integrated circuit layouts
US7254798B2 (en) 2004-05-01 2007-08-07 Cadence Design Systems, Inc Method and apparatus for designing integrated circuit layouts
US8095903B2 (en) * 2004-06-01 2012-01-10 Pulsic Limited Automatically routing nets with variable spacing
US7266800B2 (en) 2004-06-04 2007-09-04 Invarium, Inc. Method and system for designing manufacturable patterns that account for the pattern- and position-dependent nature of patterning processes
KR100640479B1 (en) 2004-06-07 2006-10-30 삼성전자주식회사 System and method for optimizing handover procedure in mobile broadband wireless access system
US7269809B2 (en) 2004-06-23 2007-09-11 Sioptical, Inc. Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
US7296252B2 (en) 2004-07-22 2007-11-13 International Business Machines Corporation Clustering techniques for faster and better placement of VLSI circuits
US7260812B2 (en) 2004-08-02 2007-08-21 Synopsys, Inc Method and apparatus for expediting convergence in model-based OPC
JP2006053248A (en) 2004-08-10 2006-02-23 Toshiba Corp Method for creating design pattern data, method for creating mask pattern data, method for manufacturing mask, and method and program for manufacturing semiconductor device
US7470489B2 (en) 2004-08-18 2008-12-30 International Business Machines Corporation Method for designing alternating phase shift masks
US20060051680A1 (en) 2004-09-03 2006-03-09 Tritchkov Alexander V Combining image imbalance compensation and optical proximity correction in designing phase shift masks
US7421676B2 (en) 2004-09-15 2008-09-02 Chartered Semiconductor Manufacturing Ltd. System and method for phase shift assignment
US20060064653A1 (en) 2004-09-21 2006-03-23 Shuo Zhang Automatic layout yield improvement tool for replacing vias with redundant vias through novel geotopological layout in post-layout optimization
JP2006093631A (en) 2004-09-27 2006-04-06 Matsushita Electric Ind Co Ltd Method and device for manufacturing semiconductor integrated circuit
DE202004015365U1 (en) 2004-10-04 2004-12-09 Rosenberger Hochfrequenztechnik Gmbh & Co. Kg Coaxial connector for a coaxial cable
US7588868B2 (en) 2004-10-06 2009-09-15 Cadence Design Systems, Inc. Method and system for reducing the impact of across-wafer variations on critical dimension measurements
US7363601B2 (en) 2004-10-15 2008-04-22 International Business Machines Corporation Integrated circuit selective scaling
US7302651B2 (en) 2004-10-29 2007-11-27 International Business Machines Corporation Technology migration for integrated circuits with radical design restrictions
US7346865B2 (en) 2004-11-01 2008-03-18 Synopsys, Inc. Fast evaluation of average critical area for IC layouts
KR100635386B1 (en) 2004-11-12 2006-10-18 삼성전자주식회사 Semiconductor chip package with high speed signal processing
DE102004055457A1 (en) 2004-11-17 2006-05-24 Infineon Technologies Ag A method, computer program product, and apparatus for verifying a circuit layout for a semiconductor device
US20060110025A1 (en) 2004-11-19 2006-05-25 Ho Ming F Method for inspecting mask defects
US7814456B2 (en) 2004-11-22 2010-10-12 Tela Innovations, Inc. Method and system for topography-aware reticle enhancement
US7284231B2 (en) 2004-12-21 2007-10-16 Freescale Semiconductor, Inc. Layout modification using multilayer-based constraints
US7459100B2 (en) 2004-12-22 2008-12-02 Lam Research Corporation Methods and apparatus for sequentially alternating among plasma processes in order to optimize a substrate
US20060190889A1 (en) 2005-01-14 2006-08-24 Cong Jingsheng J Circuit floorplanning and placement by look-ahead enabled recursive partitioning
US7310786B2 (en) 2005-02-03 2007-12-18 Springsoft, Inc. IC compaction system
JP2006229147A (en) 2005-02-21 2006-08-31 Toshiba Corp Method of optimizing layout of semiconductor device, manufacturing method of photomask, and manufacturing method and program of semiconductor device
US7200835B2 (en) 2005-02-24 2007-04-03 Texas Instruments Incorporated Method of locating sub-resolution assist feature(s)
US7188322B2 (en) 2005-02-25 2007-03-06 International Business Machines Corporation Circuit layout methodology using a shape processing application
US7385988B2 (en) 2005-02-28 2008-06-10 Cisco Technology, Inc. Method and apparatus for limiting VPNv4 prefixes per VPN in an inter-autonomous system environment
US7992122B1 (en) 2005-03-25 2011-08-02 Gg Technology, Inc. Method of placing and routing for power optimization and timing closure
US7303842B2 (en) * 2005-04-13 2007-12-04 Kla-Tencor Technologies Corporation Systems and methods for modifying a reticle's optical properties
KR101275682B1 (en) 2005-04-26 2013-06-17 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor Device and Its Manufacturing Method, Semiconductor Manufacturing Mask, and Optical Proximity Processing Method
US7712064B2 (en) 2005-05-20 2010-05-04 Cadence Design Systems, Inc. Manufacturing aware design of integrated circuit layouts
US7533359B2 (en) 2005-05-20 2009-05-12 Cadence Design Systems, Inc. Method and system for chip design using physically appropriate component models and extraction
WO2006127408A2 (en) 2005-05-20 2006-11-30 Cadence Design Systems, Inc. Method and system for increased accuracy for extraction of electrical parameters
US7395516B2 (en) * 2005-05-20 2008-07-01 Cadence Design Systems, Inc. Manufacturing aware design and design aware manufacturing
WO2006127438A2 (en) 2005-05-20 2006-11-30 Cadence Design Systems, Inc. Method and system for chip design using physically appropriate component models and extraction
US7581197B2 (en) 2005-05-26 2009-08-25 Synopsys, Inc. Relative positioning of circuit elements in circuit design
US7381654B2 (en) 2005-05-31 2008-06-03 Taiwan Semiconductor Manufacturing Co. Method for fabricating right-angle holes in a substrate
US20060281221A1 (en) 2005-06-09 2006-12-14 Sharad Mehrotra Enhanced routing grid system and method
US7830405B2 (en) 2005-06-23 2010-11-09 Zink Imaging, Inc. Print head pulsing techniques for multicolor printers
US7343581B2 (en) 2005-06-27 2008-03-11 Tela Innovations, Inc. Methods for creating primitive constructed standard cells
US7752588B2 (en) 2005-06-29 2010-07-06 Subhasis Bose Timing driven force directed placement flow
WO2007002799A1 (en) 2005-06-29 2007-01-04 Lightspeed Logic, Inc. Methods and systems for placement
US20070006113A1 (en) 2005-06-30 2007-01-04 Bin Hu Determining an optimizaton for generating a pixelated photolithography mask with high resolution imaging capability
US7784015B2 (en) 2005-07-05 2010-08-24 Texas Instruments Incorporated Method for generating a mask layout and constructing an integrated circuit
KR101330344B1 (en) 2005-09-13 2013-11-15 루미네슨트 테크놀로지, 인크. Systems, masks, and methods for photolithography
US7788627B2 (en) 2005-10-03 2010-08-31 Luminescent Technologies, Inc. Lithography verification using guard bands
US7921385B2 (en) 2005-10-03 2011-04-05 Luminescent Technologies Inc. Mask-pattern determination using topology types
US7793253B2 (en) 2005-10-04 2010-09-07 Luminescent Technologies, Inc. Mask-patterns including intentional breaks
US7695871B2 (en) 2005-10-06 2010-04-13 Synopsys, Inc. Notched trim mask for phase shifting mask
US7530038B2 (en) 2005-10-07 2009-05-05 International Business Machines Corporation Method and placement tool for designing the layout of an electronic circuit
US7266798B2 (en) 2005-10-12 2007-09-04 International Business Machines Corporation Designer's intent tolerance bands for proximity correction and checking
JP4645408B2 (en) 2005-10-14 2011-03-09 株式会社島津製作所 Sample injector for gas chromatograph
WO2007050799A2 (en) 2005-10-24 2007-05-03 Clearshape Technologies, Inc. Incorporating manufacturing variations in the analysis of integrated circuit design
US7380227B1 (en) 2005-10-28 2008-05-27 Sun Microsystems, Inc. Automated correction of asymmetric enclosure rule violations in a design layout
US7698676B1 (en) 2005-11-10 2010-04-13 Qi-De Qian Method and system for improving manufacturability of integrated devices
US7464356B2 (en) 2005-12-15 2008-12-09 International Business Machines Corporation Method and apparatus for diffusion based cell placement migration
US7458060B2 (en) 2005-12-30 2008-11-25 Lsi Logic Corporation Yield-limiting design-rules-compliant pattern library generation and layout inspection
US7921383B1 (en) 2006-01-11 2011-04-05 Olambda, Inc Photolithographic process simulation including efficient result computation for multiple process variation values
US7640522B2 (en) 2006-01-14 2009-12-29 Tela Innovations, Inc. Method and system for placing layout objects in a standard-cell layout
US7712068B2 (en) 2006-02-17 2010-05-04 Zhuoxiang Ren Computation of electrical properties of an IC layout
US8015510B2 (en) 2006-02-17 2011-09-06 Mentor Graphics Corporation Interconnection modeling for semiconductor fabrication process effects
US7454721B2 (en) 2006-02-27 2008-11-18 International Business Machines Corporation Method, apparatus and computer program product for optimizing an integrated circuit layout
US7590968B1 (en) 2006-03-01 2009-09-15 Tela Innovations, Inc. Methods for risk-informed chip layout generation
US8448102B2 (en) 2006-03-09 2013-05-21 Tela Innovations, Inc. Optimizing layout of irregular structures in regular layout context
US8247846B2 (en) 2006-03-09 2012-08-21 Tela Innovations, Inc. Oversized contacts and vias in semiconductor chip defined by linearly constrained topology
US7943967B2 (en) 2006-03-09 2011-05-17 Tela Innovations, Inc. Semiconductor device and associated layouts including diffusion contact placement restriction based on relation to linear conductive segments
US7446352B2 (en) 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US9009641B2 (en) 2006-03-09 2015-04-14 Tela Innovations, Inc. Circuits with linear finfet structures
US8245180B2 (en) 2006-03-09 2012-08-14 Tela Innovations, Inc. Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
US8839175B2 (en) 2006-03-09 2014-09-16 Tela Innovations, Inc. Scalable meta-data objects
US8658542B2 (en) 2006-03-09 2014-02-25 Tela Innovations, Inc. Coarse grid design methods and structures
US8225239B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining and utilizing sub-resolution features in linear topology
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US8653857B2 (en) 2006-03-09 2014-02-18 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US7932545B2 (en) 2006-03-09 2011-04-26 Tela Innovations, Inc. Semiconductor device and associated layouts including gate electrode level region having arrangement of six linear conductive segments with side-to-side spacing less than 360 nanometers
US9035359B2 (en) 2006-03-09 2015-05-19 Tela Innovations, Inc. Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
US8225261B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining contact grid in dynamic array architecture
JP4819540B2 (en) 2006-03-20 2011-11-24 富士通セミコンダクター株式会社 Circuit pattern data correction method and semiconductor device manufacturing method
JP2007264475A (en) 2006-03-29 2007-10-11 Fujitsu Ltd Fabrication method for photomask and manufacturing method for semiconductor device
US7437691B2 (en) 2006-04-11 2008-10-14 International Business Machines Corporation VLSI artwork legalization for hierarchical designs with multiple grid constraints
US20070245281A1 (en) 2006-04-14 2007-10-18 Riepe Michael A Placement-Driven Physical-Hierarchy Generation
US7484197B2 (en) 2006-04-14 2009-01-27 International Business Machines Corporation Minimum layout perturbation-based artwork legalization with grid constraints for hierarchical designs
US20070246776A1 (en) 2006-04-20 2007-10-25 Synopsys, Inc. Stress engineering for cap layer induced stress
US20070256046A1 (en) 2006-04-30 2007-11-01 Mentor Graphics Corp. Analysis and optimization of manufacturing yield improvements
US8136168B2 (en) 2006-05-15 2012-03-13 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for design-for-manufacturability data encryption
US7484199B2 (en) 2006-05-16 2009-01-27 International Business Machines Corporation Buffer insertion to reduce wirelength in VLSI circuits
US8332793B2 (en) 2006-05-18 2012-12-11 Otrsotech, Llc Methods and systems for placement and routing
US7703059B2 (en) 2006-05-22 2010-04-20 Lsi Corporation Method and apparatus for automatic creation and placement of a floor-plan region
US7596420B2 (en) 2006-06-19 2009-09-29 Asml Netherlands B.V. Device manufacturing method and computer program product
WO2007147826A1 (en) 2006-06-23 2007-12-27 Sagantec Israel Ltd Layout processing system
US7721235B1 (en) 2006-06-28 2010-05-18 Cadence Design Systems, Inc. Method and system for implementing edge optimization on an integrated circuit design
US7560800B1 (en) 2006-07-25 2009-07-14 Integrated Device Technology, Inc. Die seal with reduced noise coupling
KR100807229B1 (en) 2006-07-31 2008-02-28 삼성전자주식회사 Method of correcting a design pattern of a mask
US7577049B1 (en) 2006-08-08 2009-08-18 Tela Innovations, Inc. Speculative sense enable tuning apparatus and associated methods
WO2008031744A1 (en) 2006-09-14 2008-03-20 Sagantec Israel Ltd Method and system for adapting objects of a circuit layout
US7467369B2 (en) 2006-10-30 2008-12-16 International Business Machines Corporation Constrained detailed placement
US7624366B2 (en) 2006-10-31 2009-11-24 International Business Machines Corporation Clock aware placement
US7624369B2 (en) 2006-10-31 2009-11-24 International Business Machines Corporation Closed-loop design for manufacturability process
US7512927B2 (en) 2006-11-02 2009-03-31 International Business Machines Corporation Printability verification by progressive modeling accuracy
US7774739B2 (en) 2006-11-30 2010-08-10 Texas Instruments Incorporated Methods for adjusting shifter width of an alternating phase shifter having variable width
US7562337B2 (en) 2006-12-11 2009-07-14 International Business Machines Corporation OPC verification using auto-windowed regions
US7549137B2 (en) 2006-12-14 2009-06-16 International Business Machines Corporation Latch placement for high performance and low power circuits
US7814447B2 (en) 2006-12-29 2010-10-12 Cadence Design Systems, Inc. Supplant design rules in electronic designs
JP5149307B2 (en) 2007-01-18 2013-02-20 株式会社ニコン Scanner-based optical proximity correction system and method of use
JP4745256B2 (en) 2007-01-26 2011-08-10 株式会社東芝 Pattern creation method, pattern creation / verification program, and semiconductor device manufacturing method
US8286107B2 (en) 2007-02-20 2012-10-09 Tela Innovations, Inc. Methods and systems for process compensation technique acceleration
US7979829B2 (en) 2007-02-20 2011-07-12 Tela Innovations, Inc. Integrated circuit cell library with cell-level process compensation technique (PCT) application and associated methods
US8667443B2 (en) 2007-03-05 2014-03-04 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US7543252B2 (en) 2007-03-28 2009-06-02 International Business Machines Corporation Migration of integrated circuit layout for alternating phase shift masks
US20080241709A1 (en) 2007-04-02 2008-10-02 Kent Nakagawa System And Method For analyzing photomask Geometries
JP2008258361A (en) 2007-04-04 2008-10-23 Matsushita Electric Ind Co Ltd Semiconductor device manufacturing method
US8800197B2 (en) 2007-04-13 2014-08-12 Tigress Trading Co., Inc. Blind mount pivoting fishing rod holder with adjustable brake
US7739642B2 (en) 2007-05-02 2010-06-15 Cadence Design Systems, Inc. Optimizing integrated circuit design through balanced combinational slack plus sequential slack
US7624364B2 (en) 2007-05-02 2009-11-24 Cadence Design Systems, Inc. Data path and placement optimization in an integrated circuit through use of sequential timing information
US7743354B2 (en) 2007-05-02 2010-06-22 Cadence Design Systems, Inc. Optimizing integrated circuit design through use of sequential timing information
US7913210B2 (en) 2007-05-02 2011-03-22 Cadence Design Systems, Inc. Reducing critical cycle delay in an integrated circuit design through use of sequential slack
US20090106715A1 (en) 2007-05-15 2009-04-23 Fedor Pikus Programmable Design Rule Checking
US7765498B1 (en) 2007-05-24 2010-07-27 Xilinx, Inc. Methods of incorporating process-induced layout dimension changes into an integrated circuit simulation netlist
US8269523B2 (en) 2007-05-25 2012-09-18 Konda Technologies Inc. VLSI layouts of fully connected generalized networks
US8880583B2 (en) 2007-06-08 2014-11-04 Nixle, Llc System and method for permitting geographically-pertinent information to be ranked by users according to users' geographic proximity to information and to each other for affecting the ranking of such information
US7669161B2 (en) 2007-06-22 2010-02-23 Synopsys, Inc. Minimizing effects of interconnect variations in integrated circuit designs
US7818711B2 (en) 2007-06-29 2010-10-19 Texas Instruments Incorporated System and method for making photomasks
US20090004573A1 (en) 2007-06-29 2009-01-01 Aton Thomas J System and method for making photomasks
US8064682B2 (en) 2007-06-29 2011-11-22 Intel Corporation Defect analysis
US8131943B2 (en) 2007-07-09 2012-03-06 International Business Machines Corporation Structure for dynamic initial cache line coherency state assignment in multi-processor systems
US8302062B2 (en) 2007-07-25 2012-10-30 International Business Machines Corporation Methods to obtain a feasible integer solution in a hierarchical circuit layout optimization
US7761818B2 (en) 2007-07-25 2010-07-20 International Business Machines Corporation Obtaining a feasible integer solution in a hierarchical circuit layout optimization
US8261223B2 (en) 2008-07-07 2012-09-04 Springsoft Inc. Hierarchy-based analytical placement method capable of macro rotation within an integrated circuit
US7984410B2 (en) 2007-07-27 2011-07-19 Springsoft Usa, Inc. Hierarchy-based analytical placement method for an integrated circuit
US7735042B2 (en) 2007-08-01 2010-06-08 International Business Machines Corporation Context aware sub-circuit layout modification
US20090037850A1 (en) 2007-08-01 2009-02-05 Gray Michael S Polygonal area design rule correction method for vlsi layouts
US7908578B2 (en) 2007-08-02 2011-03-15 Tela Innovations, Inc. Methods for designing semiconductor device with dynamic array section
JP5599395B2 (en) 2008-07-16 2014-10-01 テラ イノヴェイションズ インコーポレイテッド Method and implementation of cell phase matching and placement in a dynamic array architecture
US20090037866A1 (en) 2007-08-03 2009-02-05 International Business Machines Corporation Alternating phase shift mask optimization for improved process window
US7774732B2 (en) 2007-08-14 2010-08-10 International Business Machines Corporation Method for radiation tolerance by automated placement
US8214775B2 (en) * 2007-09-14 2012-07-03 Luminescent Technologies, Inc. System for determining repetitive work units
US7669176B2 (en) 2007-09-14 2010-02-23 Infineon Technologies Ag System and method for semiconductor device fabrication using modeling
US8028252B2 (en) 2007-09-14 2011-09-27 Luminescent Technologies Inc. Technique for determining mask patterns and write patterns
US8037441B2 (en) 2007-09-25 2011-10-11 International Business Machines Corporation Gridded-router based wiring on a non-gridded library
US7906253B2 (en) 2007-09-28 2011-03-15 Texas Instruments Incorporated System and method for making photomasks
KR100877111B1 (en) 2007-10-04 2009-01-07 주식회사 하이닉스반도체 Method for fabricating small pattern
US7763534B2 (en) 2007-10-26 2010-07-27 Tela Innovations, Inc. Methods, structures and designs for self-aligning local interconnects used in integrated circuits
US8572524B2 (en) 2007-11-21 2013-10-29 Globalfoundries Singapore Pte. Ltd. Statistical optical proximity correction
US8541879B2 (en) 2007-12-13 2013-09-24 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US7895562B2 (en) 2007-12-18 2011-02-22 International Business Machines Corporation Adaptive weighting method for layout optimization with multiple priorities
US7904862B2 (en) 2007-12-26 2011-03-08 Cadence Design Systems, Inc. Method and mechanism for performing clearance-based zoning
US8453094B2 (en) 2008-01-31 2013-05-28 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US7937682B2 (en) 2008-01-31 2011-05-03 Synopsys, Inc. Method and apparatus for automatic orientation optimization
US7861196B2 (en) 2008-01-31 2010-12-28 Cadence Design Systems, Inc. System and method for multi-exposure pattern decomposition
US7956421B2 (en) 2008-03-13 2011-06-07 Tela Innovations, Inc. Cross-coupled transistor layouts in restricted gate level layout architecture
US7765518B2 (en) 2008-03-20 2010-07-27 International Business Machines Corporation System and method for implementing optical rule checking to identify and quantify corner rounding errors
US7939443B2 (en) 2008-03-27 2011-05-10 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
US7919031B2 (en) 2008-04-17 2011-04-05 Global Ip Holdings, Llc Method and system for making plastic cellular parts and thermoplastic composite articles utilizing same
US7934188B2 (en) 2008-04-24 2011-04-26 International Business Machines Corporation Legalization of VLSI circuit placement with blockages using hierarchical row slicing
US8570485B2 (en) 2008-06-03 2013-10-29 Asml Netherlands B.V. Lens heating compensation systems and methods
US8381152B2 (en) 2008-06-05 2013-02-19 Cadence Design Systems, Inc. Method and system for model-based design and layout of an integrated circuit
US8651391B2 (en) 2008-06-17 2014-02-18 Ronald Harrison Patch Method and apparatus for control of cooling system air quality and energy consumption
US7853915B2 (en) 2008-06-24 2010-12-14 Synopsys, Inc. Interconnect-driven physical synthesis using persistent virtual routing
US8099702B2 (en) 2008-07-30 2012-01-17 Synopsys, Inc. Method and apparatus for proximate placement of sequential cells
US9122832B2 (en) 2008-08-01 2015-09-01 Tela Innovations, Inc. Methods for controlling microloading variation in semiconductor wafer layout and fabrication
US8069423B2 (en) 2008-08-11 2011-11-29 Cadence Design Systems, Inc. System and method for model based multi-patterning optimization
US8099693B2 (en) 2008-11-04 2012-01-17 Cadence Design Systems, Inc. Methods, systems, and computer program product for parallelizing tasks in processing an electronic circuit design
US8103983B2 (en) 2008-11-12 2012-01-24 International Business Machines Corporation Electrically-driven optical proximity correction to compensate for non-optical effects
US8245171B2 (en) 2008-11-15 2012-08-14 Cadence Design Systems, Inc. Methods, systems, and computer program product for implementing interactive cross-domain package driven I/O planning and placement optimization
US8893061B2 (en) 2009-01-30 2014-11-18 Synopsys, Inc. Incremental concurrent processing for efficient computation of high-volume layout data
US20100257499A1 (en) 2009-04-02 2010-10-07 International Business Machines Corporation Techniques for fast area-efficient incremental physical synthesis
US8108819B2 (en) 2009-04-08 2012-01-31 International Business Machines Corporation Object placement in integrated circuit design
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US20110047519A1 (en) 2009-05-11 2011-02-24 Juan Andres Torres Robles Layout Content Analysis for Source Mask Optimization Acceleration
US8321818B2 (en) 2009-06-26 2012-11-27 International Business Machines Corporation Model-based retargeting of layout patterns for sub-wavelength photolithography
US8549448B2 (en) 2009-07-09 2013-10-01 Synopsys, Inc. Delay optimization during circuit design at layout level
US8533650B2 (en) 2009-09-17 2013-09-10 Cadence Design Systems, Inc. Annotation management for hierarchical designs of integrated circuits
US8661392B2 (en) 2009-10-13 2014-02-25 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the Same
WO2011047368A2 (en) 2009-10-16 2011-04-21 Venkat Konda Vlsi layouts of fully connected generalized and pyramid networks with locality exploitation
US9043741B2 (en) 2009-10-30 2015-05-26 Synopsys, Inc. Legalizing a portion of a circuit layout
US8146026B2 (en) 2009-11-17 2012-03-27 International Business Machines Corporation Simultaneous photolithographic mask and target optimization
US8230372B2 (en) 2009-12-03 2012-07-24 International Business Machines Corporation Retargeting for electrical yield enhancement
US8527927B2 (en) 2010-01-29 2013-09-03 Synopsys, Inc. Zone-based area recovery in electronic design automation
US8266570B2 (en) 2010-01-29 2012-09-11 Synopsys, Inc. Density-based area recovery in electronic design automation
US8336003B2 (en) 2010-02-19 2012-12-18 International Business Machines Corporation Method for designing optical lithography masks for directed self-assembly
US8296706B2 (en) 2010-04-26 2012-10-23 International Business Machines Corporation Handling two-dimensional constraints in integrated circuit layout
US8495534B2 (en) 2010-06-08 2013-07-23 International Business Machines Corporation Post-placement cell shifting
US8347257B2 (en) 2010-06-08 2013-01-01 International Business Machines Corporation Detailed routability by cell placement
US8370782B2 (en) 2010-06-25 2013-02-05 International Business Machines Corporation Buffer-aware routing in integrated circuit design
US8490034B1 (en) 2010-07-08 2013-07-16 Gauda, Inc. Techniques of optical proximity correction using GPU
US8751986B2 (en) 2010-08-06 2014-06-10 Synopsys, Inc. Method and apparatus for automatic relative placement rule generation
US8234612B2 (en) 2010-08-25 2012-07-31 International Business Machines Corporation Cone-aware spare cell placement using hypergraph connectivity analysis
US8271920B2 (en) 2010-08-25 2012-09-18 International Business Machines Corporation Converged large block and structured synthesis for high performance microprocessor designs
US8266566B2 (en) 2010-09-10 2012-09-11 International Business Machines Corporation Stability-dependent spare cell insertion
US9159627B2 (en) 2010-11-12 2015-10-13 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same
US8667441B2 (en) 2010-11-16 2014-03-04 International Business Machines Corporation Clock optimization with local clock buffer control optimization
US8365120B2 (en) 2010-12-02 2013-01-29 International Business Machines Corporation Resolving global coupling timing and slew violations for buffer-dominated designs
US8448097B2 (en) 2010-12-03 2013-05-21 Synopsys, Inc. High performance DRC checking algorithm for derived layer based rules
US8352887B2 (en) 2010-12-03 2013-01-08 Synopsys, Inc. High performance design rule checking technique
US8677297B2 (en) 2010-12-03 2014-03-18 Synopsys, Inc. Low-overhead multi-patterning design rule check
US8453103B2 (en) 2010-12-03 2013-05-28 Synopsys, Inc. Real time DRC assistance for manual layout editing
US8893054B2 (en) 2010-12-08 2014-11-18 At&T Intellectual Property I, L.P. Devices, systems, and methods for conveying gesture commands
US8316335B2 (en) 2010-12-09 2012-11-20 International Business Machines Corporation Multistage, hybrid synthesis processing facilitating integrated circuit layout
US8473881B1 (en) 2011-01-17 2013-06-25 Xilinx, Inc. Multi-resource aware partitioning for integrated circuits
US20120198394A1 (en) 2011-01-31 2012-08-02 Pikus Fedor G Method For Improving Circuit Design Robustness
US8775977B2 (en) 2011-02-15 2014-07-08 Taiwan Semiconductor Manufacturing Co., Ltd Decomposition and marking of semiconductor device design layout in double patterning lithography
WO2012122994A1 (en) 2011-03-11 2012-09-20 Kreft Heinz Off-line transfer of electronic tokens between peer-devices
US8793636B2 (en) 2011-04-14 2014-07-29 International Business Machines Corporation Placement of structured nets
US8418108B2 (en) 2011-06-17 2013-04-09 International Business Machines Corporation Accuracy pin-slew mode for gate delay calculation
US8359556B1 (en) 2011-06-29 2013-01-22 International Business Machines Corporation Resolving double patterning conflicts
NL2008966A (en) 2011-07-01 2013-01-07 Asml Netherlands Bv Method and apparatus for cost function based simultaneous opc and sbar optimization.
US8782585B2 (en) 2011-07-13 2014-07-15 The Regents Of The University Of California Methods for integrated circuit C4 ball placement
US8726215B2 (en) 2011-08-02 2014-05-13 Synopsys, Inc. Standard cell placement technique for double patterning technology
US8423941B2 (en) 2011-08-08 2013-04-16 International Business Machines Corporation Structural migration of integrated circuit layout
US8423940B2 (en) 2011-08-15 2013-04-16 International Business Machines Corporation Early noise detection and noise aware routing in circuit design
US8984467B2 (en) 2011-08-17 2015-03-17 Synopsys, Inc. Method and apparatus for automatic relative placement generation for clock trees
US8473874B1 (en) 2011-08-22 2013-06-25 Cadence Design Systems, Inc. Method and apparatus for automatically fixing double patterning loop violations
BR112014005755B1 (en) 2011-09-20 2020-12-29 Toho Titanium Co., Ltd solid catalyst component for olefin polymerization, catalyst for olefin polymerization, and method for producing olefin polymer
US8495548B2 (en) 2011-09-29 2013-07-23 International Business Machines Corporation Multi-patterning lithography aware cell placement in integrated circuit design
US8935643B2 (en) 2011-10-06 2015-01-13 Mentor Graphics Corporation Parameter matching hotspot detection
US8453093B2 (en) 2011-10-17 2013-05-28 International Business Machines Corporation Alignment net insertion for straightening the datapath in a force-directed placer
US8954475B2 (en) 2011-11-10 2015-02-10 Microsoft Technology Licensing, Llc Deep cloning of objects using binary format
US8984464B1 (en) 2011-11-21 2015-03-17 Tabula, Inc. Detailed placement with search and repair
US8938896B2 (en) 2011-12-19 2015-01-27 Cruiser Accessories, Llc Pivoting fastener cover
WO2013158593A1 (en) * 2012-04-18 2013-10-24 Kla-Tencor Corporation Critical dimension uniformity monitoring for extreme ultra-violet reticles
US9595091B2 (en) 2012-04-19 2017-03-14 Applied Materials Israel, Ltd. Defect classification using topographical attributes
US9858658B2 (en) 2012-04-19 2018-01-02 Applied Materials Israel Ltd Defect classification using CAD-based context attributes
US8631361B2 (en) 2012-05-29 2014-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit design method with dynamic target point
US8954912B2 (en) 2012-11-29 2015-02-10 International Business Machines Corporation Structured placement of latches/flip-flops to minimize clock power in high-performance designs
DE112013005783T5 (en) 2012-12-26 2015-08-13 Synopsys, Inc. With power network synthesis (PNS) for power grid (PG) tuning integrated modeling
US8875082B1 (en) 2012-12-28 2014-10-28 Cadeńce Design Systems, Inc. System and method for detecting and prescribing physical corrections for timing violations in pruned timing data for electronic circuit design defined by physical implementation data
US8661391B1 (en) 2013-01-02 2014-02-25 International Business Machines Corporation Spare cell insertion based on reachable state analysis
US8951918B2 (en) 2013-03-27 2015-02-10 United Microelectronics Corp. Method for fabricating patterned structure of semiconductor device
US8949755B2 (en) 2013-05-06 2015-02-03 International Business Machines Corporation Analyzing sparse wiring areas of an integrated circuit design
US9152754B2 (en) 2013-05-07 2015-10-06 Synopsys, Inc. Sub-module physical refinement flow
WO2014196889A1 (en) 2013-06-06 2014-12-11 Freescale Semiconductor Inc Method of generating a target layout on the basis of a source layout
US9158878B2 (en) 2013-08-23 2015-10-13 Kabushiki Kaisha Toshiba Method and apparatus for generating circuit layout using design model and specification
EP2854050A1 (en) 2013-09-27 2015-04-01 Synopsys, Inc. Method for legalizing a multi-patterning integrated circuit layout and system thereof
US8881089B1 (en) 2013-12-17 2014-11-04 International Business Machines Corporation Physical synthesis optimization with fast metric check
US9361417B2 (en) 2014-02-07 2016-06-07 Synopsys, Inc. Placement of single-bit and multi-bit flip-flops
US9898567B2 (en) 2014-02-28 2018-02-20 Synopsys, Inc. Automatic layout modification tool with non-uniform grids
CN103885282B (en) 2014-03-20 2017-11-03 上海华力微电子有限公司 A kind of wrong method of checking wrong report after reduction OPC amendments
JP6328974B2 (en) 2014-03-28 2018-05-23 株式会社メガチップス Semiconductor device and design method of semiconductor device
US9311442B2 (en) 2014-04-25 2016-04-12 Globalfoundries Inc. Net-voltage-aware optical proximity correction (OPC)
US9600599B2 (en) 2014-05-13 2017-03-21 Spiral Genetics, Inc. Prefix burrows-wheeler transformation with fast operations on compressed data
US10474781B2 (en) 2014-05-24 2019-11-12 Synopsys, Inc. Virtual hierarchical layer usage
US9489414B2 (en) 2014-05-30 2016-11-08 Spiral Genetics, Inc. Prefix burrows-wheeler transformations for creating and searching a merged lexeme set
US9910733B2 (en) 2014-06-26 2018-03-06 Sybase, Inc. Transaction completion in a synchronous replication environment
KR20160013698A (en) 2014-07-28 2016-02-05 삼성전자주식회사 Layout design system, method of layout design and computer-readable recording medium comprising program for performing method of layout design
US9519745B2 (en) 2014-10-24 2016-12-13 Globalfoundries Inc. Method and apparatus for assisted metal routing
US9720649B2 (en) 2014-11-11 2017-08-01 Daniel L. Sahl Color varying random event-determining gaming objects
US9902038B2 (en) 2015-02-05 2018-02-27 Toshiba Memory Corporation Polishing apparatus, polishing method, and semiconductor manufacturing method
US9946829B2 (en) 2015-02-09 2018-04-17 Mediatek Inc. Methods for redistributing cell densities in layout area of IC
CN106326510B (en) 2015-06-30 2020-02-21 新思科技(上海)有限公司 Verifying clock tree delays
US9875326B2 (en) 2015-12-04 2018-01-23 International Business Machines Corporation Addressing coupled noise-based violations with buffering in a batch environment
JP6623779B2 (en) 2016-01-15 2019-12-25 セイコーエプソン株式会社 Projector and light source control method
US9830416B2 (en) 2016-01-20 2017-11-28 Anaglobe Technology, Inc. Method for analog circuit placement
US10089433B2 (en) 2016-05-03 2018-10-02 Taiwan Semiconductor Manufacturing Co., Ltd. Method for triple-patterning friendly placement
US9652573B1 (en) 2016-10-17 2017-05-16 Synopsys, Inc. Creating and using a wide-gate data structure to represent a wide-gate in an integrated circuit (IC) design
US9690890B1 (en) 2016-10-17 2017-06-27 Synopsys, Inc. Creating and using a wide-bus data structure to represent a wide-bus in an integrated circuit (IC) design
US9697314B1 (en) 2016-10-17 2017-07-04 Synopsys, Inc. Identifying and using slices in an integrated circuit (IC) design

Also Published As

Publication number Publication date
US8266557B1 (en) 2012-09-11
US20180011963A1 (en) 2018-01-11
US10216890B2 (en) 2019-02-26
US10860773B2 (en) 2020-12-08
US20180181698A1 (en) 2018-06-28
US10846454B2 (en) 2020-11-24
US8464187B1 (en) 2013-06-11
US9697317B1 (en) 2017-07-04
US20180181697A1 (en) 2018-06-28
US9798853B2 (en) 2017-10-24
US20160371424A1 (en) 2016-12-22
US7448012B1 (en) 2008-11-04
US20180181699A1 (en) 2018-06-28

Similar Documents

Publication Publication Date Title
US20210073455A1 (en) Integrated circuits having in-situ constraints
US9977856B2 (en) Integrated circuit layout design methodology with process variation bands
US8136068B2 (en) Methods, systems, and computer program products for implementing compact manufacturing models in electronic design automation
US8176445B1 (en) Method and system for optimizing integrated circuit layout
US8516406B1 (en) Methods, systems, and articles of manufacture for smart pattern capturing and layout fixing
US8468482B1 (en) Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits
US8527930B2 (en) Generating and using route fix guidance
US9519732B1 (en) Methods, systems, and articles of manufacture for implementing pattern-based design enabled manufacturing of electronic circuit designs
US8769467B2 (en) Method and system for utilizing hard and preferred rules for C-routing of electronic designs
TW201009624A (en) Method and system for model-based design and layout of an integrated circuit
US7533359B2 (en) Method and system for chip design using physically appropriate component models and extraction
CN103455654A (en) Machine-Learning Based Datapath Extraction
US20120047479A1 (en) Incremental Layout Analysis
US20140337810A1 (en) Modular platform for integrated circuit design analysis and verification
US20130263074A1 (en) Analog Rule Check Waiver
US9378327B2 (en) Canonical forms of layout patterns
US8316336B1 (en) Method and mechanism for modeling interconnect structures for integrated circuits
US7721235B1 (en) Method and system for implementing edge optimization on an integrated circuit design
US7590955B1 (en) Method and system for implementing layout, placement, and routing with merged shapes
US8452075B2 (en) Range pattern matching for hotspots containing vias and incompletely specified range patterns
US7926005B1 (en) Pattern-driven routing
WO2006127438A2 (en) Method and system for chip design using physically appropriate component models and extraction
US8132141B2 (en) Method and apparatus for generating a centerline connectivity representation
Yuan et al. Technology migration technique for designs with strong RET-driven layout restrictions
Tong et al. An automatic optical simulation-based lithography hotspot fix flow for post-route optimization

Legal Events

Date Code Title Description
AS Assignment

Owner name: IYM TECHNOLOGIES LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIAN, QI-DE, DR.;REEL/FRAME:054451/0084

Effective date: 20130603

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED