US20200347493A1 - Reverse Selective Deposition - Google Patents

Reverse Selective Deposition Download PDF

Info

Publication number
US20200347493A1
US20200347493A1 US16/701,061 US201916701061A US2020347493A1 US 20200347493 A1 US20200347493 A1 US 20200347493A1 US 201916701061 A US201916701061 A US 201916701061A US 2020347493 A1 US2020347493 A1 US 2020347493A1
Authority
US
United States
Prior art keywords
metallic material
substrate
blocking layer
triazole
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/701,061
Inventor
Feng Q. Liu
Lu Chen
Mark Saly
Liqi Wu
Feng Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Priority to US16/701,061 priority Critical patent/US20200347493A1/en
Assigned to APPLIED MATERIALS, INC. reassignment APPLIED MATERIALS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, LU, CHEN, FENG, SALY, MARK, LIU, FENG Q., WU, LIQI
Publication of US20200347493A1 publication Critical patent/US20200347493A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04—Coating on selected surface areas, e.g. using masks
    • C23C16/042—Coating on selected surface areas, e.g. using masks using masks
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04—Coating on selected surface areas, e.g. using masks
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04—Coating on selected surface areas, e.g. using masks
    • C23C16/045—Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34—Nitrides
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40—Oxides
    • C23C16/403—Oxides of aluminium, magnesium or beryllium
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523—Pulsed gas flow or change of composition over time
    • C23C16/45525—Atomic layer deposition [ALD]
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523—Pulsed gas flow or change of composition over time
    • C23C16/45525—Atomic layer deposition [ALD]
    • C23C16/45527—Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations
    • C23C16/45534—Use of auxiliary reactants other than used for contributing to the composition of the main film, e.g. catalysts, activators or scavengers
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523—Pulsed gas flow or change of composition over time
    • C23C16/45525—Atomic layer deposition [ALD]
    • C23C16/45553—Atomic layer deposition [ALD] characterized by the use of precursors specially adapted for ALD
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56—After-treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
    • H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H10W20/034—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics bottomless barrier, adhesion or liner layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/054—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by selectively removing parts thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/096—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by contacting with gases, liquids or plasmas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4437—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a transition metal
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/425—Barrier, adhesion or liner layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides

Definitions

  • Embodiments of the disclosure generally relate to methods of reverse selective deposition. More particularly, some embodiments of the disclosure are directed to methods of selective deposition on non-metallic surfaces using blocking compounds comprising a triazole. More particularly, some embodiments of the disclosure are directed to methods of selective deposition on non-metallic surfaces using blocking compounds comprising an unsaturated hydrocarbon.
  • barrier films are typically used between metal lines and dielectric layers to prevent diffusion and other adverse interactions between the dielectric and the metal lines. Yet the largest contribution to via resistance is mainly due to barrier films with high resistivity.
  • One novel approach has been to block or decrease the thickness of the barrier film on the metal surface at the bottom of the via while the thickness on the dielectric surface at the sidewalls remains. Since the barrier properties of the barrier film are required between the metal and the dielectric, this approach allows for the barrier film to remain intact, but the reduced thickness on the metal surface improves via resistance. These processes are referred to as selective deposition processes.
  • a chemical precursor may react selectively with one surface relative to another surface (metallic or dielectric).
  • Process parameters such as pressure, substrate temperature, precursor partial pressures, and/or gas flows might be modulated to modulate the chemical kinetics of a particular surface reaction.
  • Another possible scheme involves surface pretreatments that can be used to activate or deactivate a surface of interest to an incoming film deposition precursor.
  • One or more embodiments of the disclosure are directed to a method of forming a blocking layer.
  • the method comprises exposing a substrate to a blocking compound to selectively form a blocking layer on a first surface over a second surface.
  • the substrate comprises a metallic material having the first surface and a non-metallic material having the second surface
  • Additional embodiments of this disclosure relate to a method of selective deposition.
  • the method comprises exposing a substrate comprising a metallic material having a first surface and a non-metallic material having a second surface to a triazole to selectively form a blocking layer on the first surface over the second surface.
  • the substrate is sequentially exposed to a metal precursor and a reactant to form a film on the second surface over the blocking layer on the first surface.
  • the blocking layer is removed from the first surface.
  • FIG. 1 For embodiments of this disclosure, relate to a method of forming low-resistance metal vias.
  • the method comprises providing a substrate having a substrate surface with at least one feature formed therein.
  • the at least one feature has a sidewall and a bottom.
  • the sidewall comprises a non-metallic material surface.
  • the bottom comprises a metallic material surface.
  • the substrate is exposed to a triazole to selectively form a blocking layer on the metallic material surface over the non-metallic material surface.
  • the substrate is sequentially exposed to a metal precursor and a reactant to form a film on the non-metallic material surface over the blocking layer on the metallic material surface.
  • the blocking layer is optionally removed from the metallic material surface.
  • a conductive fill material is deposited within the at least one feature to form a low-resistance metal via.
  • FIG. 1 illustrates a cross-sectional view of an exemplary substrate during processing according to one or more embodiment of the disclosure
  • FIG. 2 illustrates a cross-sectional view of an exemplary substrate during processing according to one or more embodiment of the disclosure.
  • substrate refers to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon
  • a “substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process.
  • a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application.
  • Substrates include, without limitation, semiconductor wafers.
  • Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal, UV cure, e-beam cure and/or bake the substrate surface.
  • any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term “substrate surface” is intended to include such underlayer as the context indicates.
  • the exposed surface of the newly deposited film/layer becomes the substrate surface.
  • Embodiments of the present disclosure relate to methods for selectively forming a blocking layer on a metallic material surface. Some embodiments of the present disclosure further relate to methods for selectively depositing a film on a non-metallic material surface over a metallic material surface. Some embodiments of the present disclosure further relate to methods for forming metal vias with lower resistance.
  • Some embodiments of the disclosure advantageously provide methods for selectively forming a blocking layer on a metallic material surface.
  • phase “metallic material surface” or “non-metallic material surface” refers to the surface of a metallic or non-metallic material, respectively.
  • the non-metallic material is a dielectric material.
  • the term “selectively depositing on a first surface over a second surface”, and the like, means that a first amount or thickness is deposited on the first surface and a second amount or thickness is deposited on the second surface, where the second amount or thickness is less than the first amount or thickness, or, in some embodiments, no amount is deposited on the second surface.
  • the term “over” does not imply a physical orientation of one surface on top of another surface, rather a relationship of the thermodynamic or kinetic properties of the chemical reaction with one surface relative to the other surface.
  • selectively depositing a cobalt film onto a copper surface over a dielectric surface means that the cobalt film deposits on the copper surface and less or no cobalt film deposits on the dielectric surface; or that the formation of the cobalt film on the copper surface is thermodynamically or kinetically favorable relative to the formation of a cobalt film on the dielectric surface.
  • “selectively” means that the subject material forms on the selected surface at a rate greater than or equal to about 2 ⁇ , 3 ⁇ , 4 ⁇ , 5 ⁇ , 7 ⁇ , 10 ⁇ , 15 ⁇ , 20 ⁇ , 25 ⁇ , 30 ⁇ , 35 ⁇ , 40 ⁇ , 45 ⁇ or 50 ⁇ the rate of formation on the non-selected surface.
  • the selectivity of the stated process for the selected surface relative to the non-selected surface is greater than or equal to about 2:1, 3:1, 4:1, 5:1, 7:1, 10:1, 15:1, 20:1, 25:1, 30:1, 35:1, 40:1, 45:1 or 50:1.
  • One or more embodiments of this disclosure are directed to methods of selectively forming a blocking layer on a first surface of a substrate over a second surface.
  • the substrate comprises a metallic material with a first surface and a non-metallic material with a second surface.
  • the first surface may be described as a metallic material surface and the second surface may be described as a non-metallic material surface.
  • the metallic material of the substrate may be any suitable metallic material.
  • the metallic materials of this disclosure are conductive materials. Suitable metallic materials include, but are not limited to, metals, metal nitrides, some metal oxides, metal alloys, silicon, combinations thereof and other conductive materials.
  • the metallic material comprises chromium, manganese, iron, copper, nickel, cobalt, tungsten, ruthenium, molybdenum, tantalum, titanium or combinations thereof. In some embodiments, the metallic material consists essentially of chromium, manganese, iron, copper, nickel, cobalt, tungsten, ruthenium, molybdenum, tantalum oxide, tantalum nitride, titanium oxide or titanium nitride. In some embodiments, the metallic material consists essentially of one or more of copper, cobalt, ruthenium, tungsten and molybdenum. In some embodiments, the metallic material comprises or consists essentially of silicon. As used in this specification and the appended claims, the term “consists essentially of” means that the material is greater than or equal to about 95%, 98% or 99% of the stated material on an atomic basis.
  • an “oxide” or the like means that the material contains the specified element(s). The term should not be interpreted to imply a specific ratio of elements. Accordingly, an “oxide” or the like may comprise a stoichiometric ratio of elements or a non-stoichiometric ratio of elements.
  • the non-metallic material of the substrate may be any suitable material.
  • the non-metallic materials of this disclosure are dielectric materials. Suitable non-metallic materials include, but are not limited to, silicon oxides (e.g. SiO 2 ), silicon nitrides, silicon carbides and combinations thereof (e.g. SiCON).
  • the non-metallic material consists essentially of silicon dioxide (SiO 2 ).
  • the non-metallic material comprises silicon nitride.
  • the non-metallic material consists essentially of silicon nitride.
  • an exemplary method 100 begins with a substrate 105 comprising a metallic material 110 having a first surface 112 and a non-metallic material 120 having a second surface 122 .
  • the substrate 105 is exposed to a blocking compound (not shown) to selectively form a blocking layer 130 on the first surface 112 over the second surface 122 .
  • the surface of the blocking layer is described as a blocked first surface 132 .
  • the first surface 112 is cleaned prior to exposure to the blocking compound.
  • the first surface may be cleaned by any suitable method including, but not limited to, a hydrogen thermal anneal, an ethanol clean, or a plasma hydrogen clean.
  • the blocking compound comprises an unsaturated hydrocarbon. Without being bound by theory, it is believed that the d orbitals of the metallic materials start to share electrons with the sp 2 orbitals of the unsaturated hydrocarbon.
  • the unsaturated hydrocarbon comprises at least one compound with at least one double bond between two carbon atoms. Stated differently, in some embodiments, the unsaturated hydrocarbon comprises at least one compound with a general formula of R′ ⁇ R′′. In some embodiments, the unsaturated hydrocarbon comprises at least one compound with at least one triple bond between two carbon atoms. Stated differently, in some embodiments, the unsaturated hydrocarbon comprises at least one compound with a general formula of R′ ⁇ R′′.
  • the compound of the unsaturated hydrocarbon contains only one unsaturated bond. Without being bound by theory, it is believed that multiple unsaturated bonds increases the likelihood of polymerization and increases the difficulty of removing the blocking layer without damaging the surrounding substrate materials.
  • the unsaturated hydrocarbon suppresses both the nucleation and growth rate of films on the metallic material surface.
  • R′ and R′′ are identical. In some embodiments, R′ and R′′ are independent C2-C6 groups. As used in this regard, a “C2-C6 group” contains 2-6 carbon atoms. In some embodiments, R′ and R′′ comprise only carbon and hydrogen atoms. In some embodiments, R′ and R′′ do not comprises any surface reactive moieties. In some embodiments, the compound of the unsaturated hydrocarbon does not contain an unsaturated bond on the terminal carbon. In some embodiments, the compound of the unsaturated hydrocarbon comprises 4-12 carbon atoms. In some embodiments, R′ and/or R′′ are linear. In some embodiments, R′ and/or R′′ are branched.
  • the unsaturated hydrocarbon comprises at least one compound with a general formula of R′ ⁇ R′′, an alkyne.
  • the compound of the unsaturated hydrocarbon comprises or consists essentially of one or more of 3-hexyne, 4-octyne, 5-decyne, 6-dodecyne and 7-tetradecyne.
  • the triple bond attaches to a terminal carbon.
  • R′ or R′′ is a C1 group.
  • R′′ is a C3-C18 group.
  • the unsaturated hydrocarbon comprises or consists essentially of one or more of 1-heptyne, 1-octyne, 1-nonyne, 1-decyne, 1-undecyne, 1-dodecyne, and 1-tetradecyne.
  • the blocking compound comprises a triazole.
  • the blocking compound comprises one or more of 1,2,3-triazole, 1,2,4-triazole, benzotriazole, alkyl substituted 1,2,3-triazoles and alkyl substituted benzotriazoles.
  • an alkyl substitution may include substitution with a C1-C4 alkyl group.
  • the alkyl group may be linear or branched.
  • the blocking compound consists essentially of benzotriazole.
  • the processing conditions for exposing the substrate to the blocking compound may be controlled.
  • the substrate is soaked in a vapor of the blocking compound.
  • the pressure of the processing chamber is controlled.
  • the pressure of the processing chamber may be any suitable pressure for forming the blocking layer.
  • the pressure of the processing chamber is maintained at less than or equal to about 80 Torr, less than or equal to about 70 Torr, less than or equal to about 60 Torr, less than or equal to about 50 Torr, less than or equal to about 40 Torr, less than or equal to about 30 Torr, less than or equal to about 20 Torr, less than or equal to about 15 Torr, less than or equal to about 10 Torr, or less than or equal to about 5 Torr.
  • the pressure of the processing chamber is maintained at about 10 Torr, about 20 Torr, about 30 Torr, about 40 Torr, or about 50 Torr.
  • the flow rate of the blocking compound is controlled.
  • the flow rate of the blocking compound may be any suitable flow rate for forming the blocking layer.
  • the flow rate of the blocking compound is in a range of about 50 sccm to about 100 sccm, or in a range of about 75 sccm to about 100 sccm.
  • the flow rate of the blocking compound is less than or equal to about 600 sccm, less than or equal to about 500 sccm, less than or equal to about 400 sccm, less than or equal to about 300 sccm, less than or equal to about 250 sccm, less than or equal to about 200 sccm, less than or equal to about 150 sccm, less than or equal to about 100 sccm, less than or equal to about 75 sccm, or less than or equal to about 50 sccm. In some embodiments, the flow rate of the blocking compound is about 50 sccm or about 100 sccm.
  • the soak period during which the blocking compound is exposed to the substrate, is controlled.
  • the soak period may be any suitable period for forming the blocking layer.
  • the soak period is greater than or equal to about 10 s, greater than or equal to about 20 s, greater than or equal to about 30 s, greater than or equal to about 45 s, greater than or equal to about 60 s, greater than or equal to about 80 s, greater than or equal to about 120 s, greater than or equal to about 150 s, or greater than or equal to about 200 s.
  • the soak period is about 60 s. In some embodiments, the soak period is about 200 s.
  • the temperature of the substrate is controlled during exposure to the blocking compound. In some embodiments, the temperature of the substrate is less than or equal to about 400° C., less than or equal to about 380° C., less than or equal to about 350° C., less than or equal to about 300° C., less than or equal to about 275° C., less than or equal to about 250° C., less than or equal to about 225° C., or less than or equal to about 200° C. In some embodiments, the temperature of the substrate is in a range of about 20° C. to about 380° C. or in a range of about 50° C. to about 400° C.
  • the compound of the blocking compound is a liquid at the operating temperature. In some embodiments, the blocking compound has a vapor pressure greater than or equal to about 0.1 Torr at the exposure temperature.
  • the method 100 continues with the deposition of a film 115 on the second surface 122 over the blocked first surface 132 (see FIG. 1C ).
  • the film 115 may be deposited by any known method.
  • the film 115 is deposited by atomic layer deposition. In some embodiments, the film 115 is deposited by sequentially exposing the substrate 105 to a metal precursor and a reactant. In some embodiments, the film 115 comprises a metal nitride. In some embodiments, the film 115 comprises a metal oxide. In some embodiments, the film 115 comprises one or more of silicon, aluminum, titanium, tantalum, hafnium and zirconium.
  • the film 115 functions as a barrier film, barrier layer or diffusion layer.
  • the film 115 comprises titanium nitride.
  • the film 115 comprises tantalum nitride.
  • the film 115 comprises aluminum oxide.
  • the film is formed without the use of plasma.
  • the film 115 is deposited at a temperature which does not impact the stability of the blocking layer 130 . In some embodiments, the film 115 is deposited at a temperature in a range of about 100° C. to about 380° C. or in a range of about 100° C. to about 400° C.
  • the substrate is exposed to the blocking compound between ALD cycles. In some embodiments, the substrate may be re-exposed to the blocking compound after each deposition cycle. In some embodiments, the substrate may be re-exposed to the blocking compound after several deposition cycles.
  • the method continues by removing the blocking layer 130 from the first surface 112 .
  • the blocking layer may be removed by any suitable means, including but not limited to, plasma cleaning processes or thermal decomposition.
  • the substrate is exposed to a plasma to remove the blocking layer 130 from the first surface 112 .
  • the plasma comprises argon (Ar), nitrogen (N 2 ) or hydrogen (H 2 ).
  • the plasma consists essentially of argon.
  • the plasma comprises a mixture of H 2 /Ar. In some embodiments, the mixture of H 2 /Ar is about 1:1.
  • the power of the plasma may be varied depending on the composition and thickness of the blocking layer and the surrounding materials.
  • the plasma power is in a range of about 50 W to about 500 W, in a range of about 100 W to about 450 W, or in a range of about 200 W to about 400W. In some embodiments, the plasma power is about 50 W, about 200 W or about 400 W.
  • the duration of the plasma exposure may be varied depending on the composition and thickness of the blocking layer and the surrounding materials.
  • the substrate is exposed to the plasma for a period in a range of about 2 s to about 60 s, in a range of about 3 s to about 30 s, or in a range of about 5 s to about 10 s.
  • the substrate is exposed to the plasma for a period of about 3 s, about 5 s, about 10 s or about 30 s.
  • the substrate is exposed to an elevated temperature to remove the blocking layer 130 from the first surface 112 .
  • the elevated temperature is greater than or equal to about 300° C., greater than or equal to about 320° C., greater than or equal to about 325° C., greater than or equal to about 330° C., greater than or equal to about 350° C., greater than or equal to about 380° C., or greater than or equal to about 400° C.
  • an exemplary method 200 begins by providing a substrate 210 having a substrate surface 205 with at least one feature 220 formed therein.
  • the at least one feature 220 has sidewalls 222 , 224 and a bottom 228 .
  • the sidewalls 222 , 224 comprise a non-metallic material 230 surface.
  • the bottom 228 comprises a metallic material 240 surface.
  • the method 200 continues by exposing the substrate 210 to a blocking compound (not shown) to selectively form a blocking layer 250 on the metallic material 240 surface on the bottom 228 of the feature 220 over the non-metallic material 230 surface on the sidewalls 222 , 224 .
  • a blocking compound not shown
  • the method 200 continues by depositing a film 260 on the non-metallic material 230 surface on the sidewalls 222 , 224 of the feature 220 over the blocking layer 250 .
  • the film 260 is deposited by sequentially exposing the substrate 210 to a metal precursor and a reactant.
  • the method 200 includes optionally removing the blocking layer 250 from the metallic material 240 surface on the bottom 228 of the feature 220 .
  • FIG. 2 shows the substrate 210 after the blocking layer 250 is removed according to some embodiments.
  • the blocking layer increases the resistance of the metal via only marginally when compared to the increase in resistance typically seen with most barrier layers (e.g. film 260 ). Accordingly, the removal of the blocking layer is an optional process which may further decrease the resistance of the metal via.
  • the method 200 continues by depositing a conductive fill material 270 within the at least one feature 220 to form a low-resistance metal via.
  • the low-resistance metal via has a resistance less than or equal to about 80% of a metal via formed without the blocking layer.
  • the low-resistance metal vias formed by the disclosed process including the blocking layer 250 provide a via resistance reduction of greater than or equal to about 20%.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Chemical Vapour Deposition (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Formation Of Insulating Films (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Ceramic Capacitors (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

Methods for selectively depositing on non-metallic surfaces are disclosed. Some embodiments of the disclosure utilize a blocking compound to form a blocking layer on metallic surfaces. Deposition is performed to selectively deposit on the unblocked non-metallic surfaces. Some embodiments of the disclosure relate to methods of forming metallic vias with decreased resistance. Some embodiments utilize an unsaturated hydrocarbon as a blocking compound. Some embodiments utilize a triazole as a blocking compound.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims priority to U.S. Provisional Application No. 62/865,665, filed Jun. 24, 2019 and U.S. Provisional Application No. 62/864,557, filed May 5, 2019, the entire disclosure of which is hereby incorporated by reference herein.
  • TECHNICAL FIELD
  • Embodiments of the disclosure generally relate to methods of reverse selective deposition. More particularly, some embodiments of the disclosure are directed to methods of selective deposition on non-metallic surfaces using blocking compounds comprising a triazole. More particularly, some embodiments of the disclosure are directed to methods of selective deposition on non-metallic surfaces using blocking compounds comprising an unsaturated hydrocarbon.
  • BACKGROUND
  • In middle of the line (MOL) and back end of the line (BEOL) structures, barrier films are typically used between metal lines and dielectric layers to prevent diffusion and other adverse interactions between the dielectric and the metal lines. Yet the largest contribution to via resistance is mainly due to barrier films with high resistivity.
  • Current approaches have focused on reducing the barrier film thickness or finding barrier films with lower resistivity to decrease via resistance. However, increased via resistance as a result of barrier films remains an issue.
  • One novel approach has been to block or decrease the thickness of the barrier film on the metal surface at the bottom of the via while the thickness on the dielectric surface at the sidewalls remains. Since the barrier properties of the barrier film are required between the metal and the dielectric, this approach allows for the barrier film to remain intact, but the reduced thickness on the metal surface improves via resistance. These processes are referred to as selective deposition processes.
  • Selective deposition of materials can be accomplished in a variety of ways. A chemical precursor may react selectively with one surface relative to another surface (metallic or dielectric). Process parameters such as pressure, substrate temperature, precursor partial pressures, and/or gas flows might be modulated to modulate the chemical kinetics of a particular surface reaction. Another possible scheme involves surface pretreatments that can be used to activate or deactivate a surface of interest to an incoming film deposition precursor.
  • Accordingly, methods which allow for selective deposition on non-metallic (e.g. dielectric) surfaces are needed.
  • SUMMARY
  • One or more embodiments of the disclosure are directed to a method of forming a blocking layer. The method comprises exposing a substrate to a blocking compound to selectively form a blocking layer on a first surface over a second surface. The substrate comprises a metallic material having the first surface and a non-metallic material having the second surface
  • Additional embodiments of this disclosure relate to a method of selective deposition. The method comprises exposing a substrate comprising a metallic material having a first surface and a non-metallic material having a second surface to a triazole to selectively form a blocking layer on the first surface over the second surface. The substrate is sequentially exposed to a metal precursor and a reactant to form a film on the second surface over the blocking layer on the first surface. The blocking layer is removed from the first surface.
  • Further embodiments of this disclosure relate to a method of forming low-resistance metal vias. The method comprises providing a substrate having a substrate surface with at least one feature formed therein. The at least one feature has a sidewall and a bottom. The sidewall comprises a non-metallic material surface. The bottom comprises a metallic material surface. The substrate is exposed to a triazole to selectively form a blocking layer on the metallic material surface over the non-metallic material surface. The substrate is sequentially exposed to a metal precursor and a reactant to form a film on the non-metallic material surface over the blocking layer on the metallic material surface. The blocking layer is optionally removed from the metallic material surface. A conductive fill material is deposited within the at least one feature to form a low-resistance metal via.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
  • FIG. 1 illustrates a cross-sectional view of an exemplary substrate during processing according to one or more embodiment of the disclosure; and
  • FIG. 2 illustrates a cross-sectional view of an exemplary substrate during processing according to one or more embodiment of the disclosure.
  • In the appended figures, similar components and/or features may have the same reference label. Further, various components of the same type may be distinguished by following the reference label by a dash and a second label that distinguishes among the similar components. If only the first reference label is used in the specification, the description is applicable to any one of the similar components having the same first reference label irrespective of the second reference label.
  • DETAILED DESCRIPTION
  • Before describing several exemplary embodiments of the disclosure, it is to be understood that the disclosure is not limited to the details of construction or process steps set forth in the following description. The disclosure is capable of other embodiments and of being practiced or being carried out in various ways.
  • As used in this specification and the appended claims, the term “substrate” refers to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon
  • A “substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process. For example, a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application. Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal, UV cure, e-beam cure and/or bake the substrate surface. In addition to film processing directly on the surface of the substrate itself, in the present disclosure, any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term “substrate surface” is intended to include such underlayer as the context indicates. Thus for example, where a film/layer or partial film/layer has been deposited onto a substrate surface, the exposed surface of the newly deposited film/layer becomes the substrate surface.
  • Embodiments of the present disclosure relate to methods for selectively forming a blocking layer on a metallic material surface. Some embodiments of the present disclosure further relate to methods for selectively depositing a film on a non-metallic material surface over a metallic material surface. Some embodiments of the present disclosure further relate to methods for forming metal vias with lower resistance.
  • Some embodiments of the disclosure advantageously provide methods for selectively forming a blocking layer on a metallic material surface.
  • As used in this specification and the appended claims, the phase “metallic material surface” or “non-metallic material surface” refers to the surface of a metallic or non-metallic material, respectively. In some embodiments, the non-metallic material is a dielectric material.
  • As used in this specification and the appended claims, the term “selectively depositing on a first surface over a second surface”, and the like, means that a first amount or thickness is deposited on the first surface and a second amount or thickness is deposited on the second surface, where the second amount or thickness is less than the first amount or thickness, or, in some embodiments, no amount is deposited on the second surface.
  • As used in this regard, the term “over” does not imply a physical orientation of one surface on top of another surface, rather a relationship of the thermodynamic or kinetic properties of the chemical reaction with one surface relative to the other surface. For example, selectively depositing a cobalt film onto a copper surface over a dielectric surface means that the cobalt film deposits on the copper surface and less or no cobalt film deposits on the dielectric surface; or that the formation of the cobalt film on the copper surface is thermodynamically or kinetically favorable relative to the formation of a cobalt film on the dielectric surface.
  • In some embodiments, “selectively” means that the subject material forms on the selected surface at a rate greater than or equal to about 2×, 3×, 4×, 5×, 7×, 10×, 15×, 20×, 25×, 30×, 35×, 40×, 45× or 50× the rate of formation on the non-selected surface. Stated differently, the selectivity of the stated process for the selected surface relative to the non-selected surface is greater than or equal to about 2:1, 3:1, 4:1, 5:1, 7:1, 10:1, 15:1, 20:1, 25:1, 30:1, 35:1, 40:1, 45:1 or 50:1.
  • One or more embodiments of this disclosure are directed to methods of selectively forming a blocking layer on a first surface of a substrate over a second surface. The substrate comprises a metallic material with a first surface and a non-metallic material with a second surface. In some embodiments, the first surface may be described as a metallic material surface and the second surface may be described as a non-metallic material surface.
  • The metallic material of the substrate may be any suitable metallic material. In some embodiments, the metallic materials of this disclosure are conductive materials. Suitable metallic materials include, but are not limited to, metals, metal nitrides, some metal oxides, metal alloys, silicon, combinations thereof and other conductive materials.
  • In some embodiments, the metallic material comprises chromium, manganese, iron, copper, nickel, cobalt, tungsten, ruthenium, molybdenum, tantalum, titanium or combinations thereof. In some embodiments, the metallic material consists essentially of chromium, manganese, iron, copper, nickel, cobalt, tungsten, ruthenium, molybdenum, tantalum oxide, tantalum nitride, titanium oxide or titanium nitride. In some embodiments, the metallic material consists essentially of one or more of copper, cobalt, ruthenium, tungsten and molybdenum. In some embodiments, the metallic material comprises or consists essentially of silicon. As used in this specification and the appended claims, the term “consists essentially of” means that the material is greater than or equal to about 95%, 98% or 99% of the stated material on an atomic basis.
  • As used in this specification and the appended claims, the term “oxide” or the like means that the material contains the specified element(s). The term should not be interpreted to imply a specific ratio of elements. Accordingly, an “oxide” or the like may comprise a stoichiometric ratio of elements or a non-stoichiometric ratio of elements.
  • The non-metallic material of the substrate may be any suitable material. In some embodiments, the non-metallic materials of this disclosure are dielectric materials. Suitable non-metallic materials include, but are not limited to, silicon oxides (e.g. SiO2), silicon nitrides, silicon carbides and combinations thereof (e.g. SiCON). In some embodiments, the non-metallic material consists essentially of silicon dioxide (SiO2). In some embodiments, the non-metallic material comprises silicon nitride. In some embodiments, the non-metallic material consists essentially of silicon nitride.
  • Referring to FIG. 1, an exemplary method 100 begins with a substrate 105 comprising a metallic material 110 having a first surface 112 and a non-metallic material 120 having a second surface 122. The substrate 105 is exposed to a blocking compound (not shown) to selectively form a blocking layer 130 on the first surface 112 over the second surface 122. In some embodiments, the surface of the blocking layer is described as a blocked first surface 132.
  • In some embodiments, the first surface 112 is cleaned prior to exposure to the blocking compound. The first surface may be cleaned by any suitable method including, but not limited to, a hydrogen thermal anneal, an ethanol clean, or a plasma hydrogen clean.
  • In some embodiments, the blocking compound comprises an unsaturated hydrocarbon. Without being bound by theory, it is believed that the d orbitals of the metallic materials start to share electrons with the sp2 orbitals of the unsaturated hydrocarbon.
  • Accordingly, in some embodiments, the unsaturated hydrocarbon comprises at least one compound with at least one double bond between two carbon atoms. Stated differently, in some embodiments, the unsaturated hydrocarbon comprises at least one compound with a general formula of R′═R″. In some embodiments, the unsaturated hydrocarbon comprises at least one compound with at least one triple bond between two carbon atoms. Stated differently, in some embodiments, the unsaturated hydrocarbon comprises at least one compound with a general formula of R′≡R″.
  • In some embodiments, the compound of the unsaturated hydrocarbon contains only one unsaturated bond. Without being bound by theory, it is believed that multiple unsaturated bonds increases the likelihood of polymerization and increases the difficulty of removing the blocking layer without damaging the surrounding substrate materials.
  • Further, without being bound by theory, it is believed that the unsaturated hydrocarbon suppresses both the nucleation and growth rate of films on the metallic material surface.
  • In some embodiments, R′ and R″ are identical. In some embodiments, R′ and R″ are independent C2-C6 groups. As used in this regard, a “C2-C6 group” contains 2-6 carbon atoms. In some embodiments, R′ and R″ comprise only carbon and hydrogen atoms. In some embodiments, R′ and R″ do not comprises any surface reactive moieties. In some embodiments, the compound of the unsaturated hydrocarbon does not contain an unsaturated bond on the terminal carbon. In some embodiments, the compound of the unsaturated hydrocarbon comprises 4-12 carbon atoms. In some embodiments, R′ and/or R″ are linear. In some embodiments, R′ and/or R″ are branched.
  • In some embodiments, the unsaturated hydrocarbon comprises at least one compound with a general formula of R′≡R″, an alkyne. In some embodiments, the compound of the unsaturated hydrocarbon comprises or consists essentially of one or more of 3-hexyne, 4-octyne, 5-decyne, 6-dodecyne and 7-tetradecyne.
  • In some embodiments of the alkyne, the triple bond attaches to a terminal carbon. Stated differently, in some embodiments, R′ or R″ is a C1 group. In some embodiments, when R′ is a C1 group, R″ is a C3-C18 group. In some embodiments, the unsaturated hydrocarbon comprises or consists essentially of one or more of 1-heptyne, 1-octyne, 1-nonyne, 1-decyne, 1-undecyne, 1-dodecyne, and 1-tetradecyne.
  • In some embodiments, the blocking compound comprises a triazole. In some embodiments, the blocking compound comprises one or more of 1,2,3-triazole, 1,2,4-triazole, benzotriazole, alkyl substituted 1,2,3-triazoles and alkyl substituted benzotriazoles. As used in this specification and the appended claims, an alkyl substitution may include substitution with a C1-C4 alkyl group. The alkyl group may be linear or branched. In some embodiments, the blocking compound consists essentially of benzotriazole.
  • In some embodiments, the processing conditions for exposing the substrate to the blocking compound may be controlled. In some embodiments, the substrate is soaked in a vapor of the blocking compound.
  • In some embodiments, the pressure of the processing chamber is controlled. The pressure of the processing chamber may be any suitable pressure for forming the blocking layer. In some embodiments, the pressure of the processing chamber is maintained at less than or equal to about 80 Torr, less than or equal to about 70 Torr, less than or equal to about 60 Torr, less than or equal to about 50 Torr, less than or equal to about 40 Torr, less than or equal to about 30 Torr, less than or equal to about 20 Torr, less than or equal to about 15 Torr, less than or equal to about 10 Torr, or less than or equal to about 5 Torr. In some embodiments, the pressure of the processing chamber is maintained at about 10 Torr, about 20 Torr, about 30 Torr, about 40 Torr, or about 50 Torr.
  • In some embodiments, the flow rate of the blocking compound is controlled. The flow rate of the blocking compound may be any suitable flow rate for forming the blocking layer. In some embodiments, the flow rate of the blocking compound is in a range of about 50 sccm to about 100 sccm, or in a range of about 75 sccm to about 100 sccm. In some embodiments, the flow rate of the blocking compound is less than or equal to about 600 sccm, less than or equal to about 500 sccm, less than or equal to about 400 sccm, less than or equal to about 300 sccm, less than or equal to about 250 sccm, less than or equal to about 200 sccm, less than or equal to about 150 sccm, less than or equal to about 100 sccm, less than or equal to about 75 sccm, or less than or equal to about 50 sccm. In some embodiments, the flow rate of the blocking compound is about 50 sccm or about 100 sccm.
  • In some embodiments, the soak period, during which the blocking compound is exposed to the substrate, is controlled. The soak period may be any suitable period for forming the blocking layer. In some embodiments, the soak period is greater than or equal to about 10 s, greater than or equal to about 20 s, greater than or equal to about 30 s, greater than or equal to about 45 s, greater than or equal to about 60 s, greater than or equal to about 80 s, greater than or equal to about 120 s, greater than or equal to about 150 s, or greater than or equal to about 200 s. In some embodiments, the soak period is about 60 s. In some embodiments, the soak period is about 200 s.
  • In some embodiments, the temperature of the substrate is controlled during exposure to the blocking compound. In some embodiments, the temperature of the substrate is less than or equal to about 400° C., less than or equal to about 380° C., less than or equal to about 350° C., less than or equal to about 300° C., less than or equal to about 275° C., less than or equal to about 250° C., less than or equal to about 225° C., or less than or equal to about 200° C. In some embodiments, the temperature of the substrate is in a range of about 20° C. to about 380° C. or in a range of about 50° C. to about 400° C.
  • In some embodiments, the compound of the blocking compound is a liquid at the operating temperature. In some embodiments, the blocking compound has a vapor pressure greater than or equal to about 0.1 Torr at the exposure temperature.
  • In some embodiments, the method 100 continues with the deposition of a film 115 on the second surface 122 over the blocked first surface 132 (see FIG. 1C). The film 115 may be deposited by any known method.
  • In some embodiments, the film 115 is deposited by atomic layer deposition. In some embodiments, the film 115 is deposited by sequentially exposing the substrate 105 to a metal precursor and a reactant. In some embodiments, the film 115 comprises a metal nitride. In some embodiments, the film 115 comprises a metal oxide. In some embodiments, the film 115 comprises one or more of silicon, aluminum, titanium, tantalum, hafnium and zirconium.
  • In some embodiments, the film 115 functions as a barrier film, barrier layer or diffusion layer. In some embodiments, the film 115 comprises titanium nitride. In some embodiments, the film 115 comprises tantalum nitride. In some embodiments, the film 115 comprises aluminum oxide. In some embodiments, the film is formed without the use of plasma.
  • In some embodiments, the film 115 is deposited at a temperature which does not impact the stability of the blocking layer 130. In some embodiments, the film 115 is deposited at a temperature in a range of about 100° C. to about 380° C. or in a range of about 100° C. to about 400° C.
  • In some embodiments, the substrate is exposed to the blocking compound between ALD cycles. In some embodiments, the substrate may be re-exposed to the blocking compound after each deposition cycle. In some embodiments, the substrate may be re-exposed to the blocking compound after several deposition cycles.
  • In some embodiments, the method continues by removing the blocking layer 130 from the first surface 112. The blocking layer may be removed by any suitable means, including but not limited to, plasma cleaning processes or thermal decomposition.
  • In some embodiments, the substrate is exposed to a plasma to remove the blocking layer 130 from the first surface 112. In some embodiments, the plasma comprises argon (Ar), nitrogen (N2) or hydrogen (H2). In some embodiments, the plasma consists essentially of argon. In some embodiments, the plasma comprises a mixture of H2/Ar. In some embodiments, the mixture of H2/Ar is about 1:1.
  • The power of the plasma may be varied depending on the composition and thickness of the blocking layer and the surrounding materials. In some embodiments, the plasma power is in a range of about 50 W to about 500 W, in a range of about 100 W to about 450 W, or in a range of about 200 W to about 400W. In some embodiments, the plasma power is about 50 W, about 200 W or about 400 W.
  • The duration of the plasma exposure may be varied depending on the composition and thickness of the blocking layer and the surrounding materials. In some embodiments, the substrate is exposed to the plasma for a period in a range of about 2 s to about 60 s, in a range of about 3 s to about 30 s, or in a range of about 5 s to about 10 s. In some embodiments, the substrate is exposed to the plasma for a period of about 3 s, about 5 s, about 10 s or about 30 s.
  • In some embodiments, the substrate is exposed to an elevated temperature to remove the blocking layer 130 from the first surface 112. In some embodiments, the elevated temperature is greater than or equal to about 300° C., greater than or equal to about 320° C., greater than or equal to about 325° C., greater than or equal to about 330° C., greater than or equal to about 350° C., greater than or equal to about 380° C., or greater than or equal to about 400° C.
  • Referring to FIG. 2, an exemplary method 200 begins by providing a substrate 210 having a substrate surface 205 with at least one feature 220 formed therein. The at least one feature 220 has sidewalls 222, 224 and a bottom 228. The sidewalls 222, 224 comprise a non-metallic material 230 surface. The bottom 228 comprises a metallic material 240 surface.
  • The method 200 continues by exposing the substrate 210 to a blocking compound (not shown) to selectively form a blocking layer 250 on the metallic material 240 surface on the bottom 228 of the feature 220 over the non-metallic material 230 surface on the sidewalls 222, 224.
  • The method 200 continues by depositing a film 260 on the non-metallic material 230 surface on the sidewalls 222, 224 of the feature 220 over the blocking layer 250. In some embodiments, the film 260 is deposited by sequentially exposing the substrate 210 to a metal precursor and a reactant.
  • The method 200 includes optionally removing the blocking layer 250 from the metallic material 240 surface on the bottom 228 of the feature 220. FIG. 2 shows the substrate 210 after the blocking layer 250 is removed according to some embodiments.
  • Without being bound by theory, it is believed that the blocking layer increases the resistance of the metal via only marginally when compared to the increase in resistance typically seen with most barrier layers (e.g. film 260). Accordingly, the removal of the blocking layer is an optional process which may further decrease the resistance of the metal via.
  • Referring to FIG. 2, the method 200 continues by depositing a conductive fill material 270 within the at least one feature 220 to form a low-resistance metal via. In some embodiments, the low-resistance metal via has a resistance less than or equal to about 80% of a metal via formed without the blocking layer. Stated differently, the low-resistance metal vias formed by the disclosed process including the blocking layer 250 provide a via resistance reduction of greater than or equal to about 20%.
  • Reference throughout this specification to “one embodiment,” “certain embodiments,” “one or more embodiments” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the disclosure. Thus, the appearances of the phrases such as “in one or more embodiments,” “in certain embodiments,” “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the disclosure. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.
  • Although the disclosure herein has been described with reference to particular embodiments, those skilled in the art will understand that the embodiments described are merely illustrative of the principles and applications of the present disclosure. It will be apparent to those skilled in the art that various modifications and variations can be made to the method and apparatus of the present disclosure without departing from the spirit and scope of the disclosure. Thus, the present disclosure can include modifications and variations that are within the scope of the appended claims and their equivalents.

Claims (20)

1. A method of forming a blocking layer, the method comprising exposing a substrate comprising a metallic material having a first surface and a non-metallic material having a second surface to a blocking compound to selectively form a blocking layer on the first surface over the second surface, wherein the blocking compound comprises a triazole.
2. The method of claim 1, wherein the blocking compound further comprises an unsaturated hydrocarbon with a general formula R′≡R″.
3. The method of claim 2, wherein the unsaturated hydrocarbon contains only one triple bond.
4. The method of claim 3, wherein the unsaturated hydrocarbon comprises 3-hexyne.
5. The method of claim 2, wherein R′ is a C1 group.
6. The method of claim 5, wherein R″ is a C3-C18 group.
7. The method of claim 1, wherein the triazole comprises one or more of 1,2,3-triazole, 1,2,4-triazole, benzotriazole, an alkyl substituted 1,2,3-triazole and an alkyl substituted benzotriazole.
8. The method of claim 7, wherein the triazole consists essentially of benzotriazole.
9. The method of claim 1, wherein the metallic material comprises one or more of copper, cobalt, tungsten, molybdenum or ruthenium.
10. The method of claim 1, wherein the non-metallic material comprises silicon oxide.
11. The method of claim 1, further comprising selectively depositing a film on the second surface over the blocked first surface.
12. The method of claim 10, wherein the film is deposited by sequentially exposing the substrate to a metal precursor and a reactant.
13. The method of claim 1, further comprising exposing the substrate to an elevated temperature to remove the blocking layer.
14. The method of claim 13, wherein the elevated temperature is greater than or equal to about 330° C.
15. A method of selective deposition, the method comprising:
exposing a substrate comprising a metallic material having a first surface and a non-metallic material having a second surface to a triazole to selectively form a blocking layer on the first surface over the second surface; and
sequentially exposing the substrate to a metal precursor and a reactant to form a film on the second surface over the blocking layer on the first surface; and
removing the blocking layer from the first surface.
16. The method of claim 15, wherein the triazole comprises benzotriazole.
17. A method of forming low-resistance metal vias, the method comprising:
providing a substrate having a substrate surface with at least one feature formed therein, the at least one feature having a sidewall and a bottom, the sidewall comprising a non-metallic material surface, the bottom comprising a metallic material surface;
exposing the substrate to a triazole to selectively form a blocking layer on the metallic material surface over the non-metallic material surface;
sequentially exposing the substrate to a metal precursor and a reactant to form a film on the non-metallic material surface over the blocking layer on the metallic material surface;
optionally removing the blocking layer from the metallic material surface; and
depositing a conductive fill material within the at least one feature to form a low-resistance metal via.
18. The method of claim 17, wherein the triazole comprises benzotriazole.
19. The method of claim 17, wherein the film comprises aluminum oxide.
20. The method of claim 17, wherein the low-resistance metal via has a resistance less than or equal to about 80% of a metal via formed without a blocking layer.
US16/701,061 2019-05-05 2019-12-02 Reverse Selective Deposition Abandoned US20200347493A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/701,061 US20200347493A1 (en) 2019-05-05 2019-12-02 Reverse Selective Deposition

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201962843557P 2019-05-05 2019-05-05
US201962865665P 2019-06-24 2019-06-24
US16/701,061 US20200347493A1 (en) 2019-05-05 2019-12-02 Reverse Selective Deposition

Publications (1)

Publication Number Publication Date
US20200347493A1 true US20200347493A1 (en) 2020-11-05

Family

ID=73016335

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/701,061 Abandoned US20200347493A1 (en) 2019-05-05 2019-12-02 Reverse Selective Deposition
US16/866,974 Active 2041-02-17 US11680313B2 (en) 2019-05-05 2020-05-05 Selective deposition on non-metallic surfaces

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/866,974 Active 2041-02-17 US11680313B2 (en) 2019-05-05 2020-05-05 Selective deposition on non-metallic surfaces

Country Status (6)

Country Link
US (2) US20200347493A1 (en)
JP (1) JP7326475B2 (en)
KR (1) KR102677926B1 (en)
CN (1) CN113795609B (en)
TW (1) TWI791985B (en)
WO (1) WO2020227274A1 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230048536A1 (en) * 2021-08-13 2023-02-16 Taiwan Semiconductor Manufacturing Co, Ltd. Interconnect with Redeposited Metal Capping and Method Forming Same
WO2023164524A1 (en) 2022-02-25 2023-08-31 Merck Patent Gmbh High-purity alkynes for selective deposition
WO2023164685A1 (en) * 2022-02-28 2023-08-31 Tokyo Electron Limited Selective inhibition for selective metal deposition
US11848229B2 (en) 2021-10-27 2023-12-19 Applied Materials, Inc. Selective blocking of metal surfaces using bifunctional self-assembled monolayers
WO2024025765A1 (en) * 2022-07-27 2024-02-01 Applied Materials, Inc. Methods of selective deposition of molybdenum
US11967523B2 (en) 2021-10-11 2024-04-23 Applied Materials, Inc. Self-assembled monolayer for selective deposition
WO2024097547A1 (en) 2022-10-31 2024-05-10 Versum Materials Us, Llc High purity alkynyl amines for selective deposition
WO2025036804A1 (en) 2023-08-11 2025-02-20 Merck Patent Gmbh Formulations for selective deposition
WO2025174685A1 (en) * 2024-02-12 2025-08-21 Applied Materials, Inc. Methods of manufacturing interconnect structures
US12431387B2 (en) 2021-12-17 2025-09-30 Applied Materials, Inc. Self-assembled monolayer for selective deposition
KR20260056264A (en) 2023-09-20 2026-04-24 도쿄엘렉트론가부시키가이샤 Substrate processing method and substrate processing device
JP2026514200A (en) * 2024-04-08 2026-05-07 合肥安徳科銘半導体科技有限公司 Organic small molecule inhibitors and methods for using them in thin film deposition.
US12685107B2 (en) 2023-03-17 2026-07-14 Applied Materials, Inc. Ultra-thin layers by selective passivation
US12701937B2 (en) 2022-05-12 2026-08-04 Samsung Electronics Co., Ltd. Method of manufacturing semiconductor device

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7169072B2 (en) * 2017-02-14 2022-11-10 エーエスエム アイピー ホールディング ビー.ブイ. Selective passivation and selective deposition
JP7109397B2 (en) * 2019-03-13 2022-07-29 東京エレクトロン株式会社 Deposition method
US11380536B2 (en) * 2020-05-05 2022-07-05 Applied Materials, Inc. Multi-step pre-clean for selective metal gap fill
US11955382B2 (en) * 2020-12-03 2024-04-09 Applied Materials, Inc. Reverse selective etch stop layer
TWI868426B (en) * 2021-02-28 2025-01-01 美商應用材料股份有限公司 Surface treatment for selective deposition
US12183631B2 (en) 2021-07-02 2024-12-31 Applied Materials, Inc. Methods for copper doped hybrid metallization for line and via
US20230253248A1 (en) * 2021-09-03 2023-08-10 Applied Materials, Inc. Methods of forming metal liner for interconnect structures
US12211743B2 (en) * 2021-09-03 2025-01-28 Applied Materials, Inc. Method of forming a metal liner for interconnect structures
TW202341352A (en) * 2022-03-31 2023-10-16 美商應用材料股份有限公司 Metal surface blocking molecules for selective deposition
TW202449999A (en) * 2023-01-30 2024-12-16 美商應用材料股份有限公司 Methods of forming interconnect structures
TW202510052A (en) * 2023-03-08 2025-03-01 美商應用材料股份有限公司 Method of forming a metal liner for interconnect structures
US20240339358A1 (en) * 2023-04-07 2024-10-10 Applied Materials, Inc. Method of forming a metal liner for interconnect structures
US12622242B2 (en) * 2023-06-13 2026-05-05 Applied Materials, Inc. Selective self-assembled monolayer (SAM) removal
US12622243B2 (en) 2023-06-19 2026-05-05 Applied Materials, Inc. Selective liner deposition for via resistance reduction
US12666695B2 (en) 2023-09-01 2026-06-23 Applied Materials, Inc. Methods of improving PMOS transistor performance
US20250253192A1 (en) * 2024-02-06 2025-08-07 Applied Materials, Inc. Barrier and liner treatment using dual radio frequency capacitive couple plasma for metal interconnects
US20250299926A1 (en) * 2024-03-22 2025-09-25 Applied Materials, Inc. Biasable gas distribution plate
WO2025226985A1 (en) * 2024-04-26 2025-10-30 Versum Materials Us, Llc Passivation of polysilicon material and selective deposition of dielectric material utilizing alkynes
WO2026161386A1 (en) * 2025-01-23 2026-07-30 Lam Research Corporation Area-selective deposition using carbon as an inhibitor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350687B1 (en) * 1999-03-18 2002-02-26 Advanced Micro Devices, Inc. Method of fabricating improved copper metallization including forming and removing passivation layer before forming capping film
US20110244680A1 (en) * 2010-03-30 2011-10-06 Tokyo Electron Limited Surface cleaning and selective deposition of metal-containing cap layers for semiconductor devices

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6071810A (en) 1996-12-24 2000-06-06 Kabushiki Kaisha Toshiba Method of filling contact holes and wiring grooves of a semiconductor device
US7429402B2 (en) * 2004-12-10 2008-09-30 Applied Materials, Inc. Ruthenium as an underlayer for tungsten film deposition
JP2008546214A (en) 2005-06-06 2008-12-18 アドバンスド テクノロジー マテリアルズ,インコーポレイテッド Integrated chemical mechanical polishing composition and process for single platen processing
WO2006132262A1 (en) 2005-06-08 2006-12-14 Tohoku University Plasma nitriding method, method for manufacturing semiconductor device and plasma processing apparatus
JP2009512195A (en) 2005-10-05 2009-03-19 アドバンスド テクノロジー マテリアルズ,インコーポレイテッド Compositions and methods for selectively etching gate spacer oxide material
US8013445B2 (en) * 2008-02-29 2011-09-06 Taiwan Semiconductor Manufacturing Co., Ltd. Low resistance high reliability contact via and metal line structure for semiconductor device
WO2009134989A2 (en) 2008-05-02 2009-11-05 Advanced Technology Materials, Inc. Antimony compounds useful for deposition of antimony-containing materials
US8945305B2 (en) * 2010-08-31 2015-02-03 Micron Technology, Inc. Methods of selectively forming a material using parylene coating
US8778797B2 (en) 2010-09-27 2014-07-15 Novellus Systems, Inc. Systems and methods for selective tungsten deposition in vias
KR20120037653A (en) * 2010-10-12 2012-04-20 한국표준과학연구원 Method for selectively depositing cobalt thin film
EP3050084A4 (en) * 2013-09-27 2017-05-24 Intel Corporation Forming layers of materials over small regions by selective chemical reaction including limiting encroachment of the layers over adjacent regions
US9601431B2 (en) * 2014-02-05 2017-03-21 Applied Materials, Inc. Dielectric/metal barrier integration to prevent copper diffusion
US9117914B1 (en) 2014-03-06 2015-08-25 Eastman Kodak Company VTFT with polymer core
JP6317232B2 (en) * 2014-10-29 2018-04-25 東京エレクトロン株式会社 Selective growth method and substrate processing apparatus
US10497613B2 (en) * 2015-04-29 2019-12-03 Intel Corporation Microelectronic conductive routes and methods of making the same
WO2017192980A1 (en) * 2016-05-06 2017-11-09 Applied Materials, Inc. Selective deposition through formation of self-assembled monolayers
US10037884B2 (en) * 2016-08-31 2018-07-31 Lam Research Corporation Selective atomic layer deposition for gapfill using sacrificial underlayer
JP7169072B2 (en) * 2017-02-14 2022-11-10 エーエスエム アイピー ホールディング ビー.ブイ. Selective passivation and selective deposition
TWI729285B (en) * 2017-06-14 2021-06-01 荷蘭商Asm Ip控股公司 Selective deposition of metallic films
TWI762194B (en) * 2017-07-18 2022-04-21 美商應用材料股份有限公司 Methods for depositing blocking layers on metal material surfaces
JP6955090B2 (en) 2017-09-19 2021-10-27 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Methods for selective deposition of dielectrics on silicon oxide

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350687B1 (en) * 1999-03-18 2002-02-26 Advanced Micro Devices, Inc. Method of fabricating improved copper metallization including forming and removing passivation layer before forming capping film
US20110244680A1 (en) * 2010-03-30 2011-10-06 Tokyo Electron Limited Surface cleaning and selective deposition of metal-containing cap layers for semiconductor devices

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Sau "An abnormal N-Heterocyclic carbene copper I complex in click chemistry" Adv. Synth. Catal. 2013 355 2982-2991 (Year: 2013) *
Tasca "Micellar promoted multi-component synthesis of 123 triazoles in water at room temperature" Royal Society of Chem. 2015 17 1414 1422 (Year: 2015) *
Wang "Click-assembling triazole membrane on copper surface via one step or two steps and their corrosion inhibition performance" App. Surface Science 427 2018 1120-1128 (Year: 2018) *

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12564025B2 (en) * 2021-08-13 2026-02-24 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect with redeposited metal capping and method forming same
US20230048536A1 (en) * 2021-08-13 2023-02-16 Taiwan Semiconductor Manufacturing Co, Ltd. Interconnect with Redeposited Metal Capping and Method Forming Same
US11967523B2 (en) 2021-10-11 2024-04-23 Applied Materials, Inc. Self-assembled monolayer for selective deposition
US12094766B2 (en) 2021-10-27 2024-09-17 Applied Materials, Inc. Selective blocking of metal surfaces using bifunctional self-assembled monolayers
US11848229B2 (en) 2021-10-27 2023-12-19 Applied Materials, Inc. Selective blocking of metal surfaces using bifunctional self-assembled monolayers
US12431387B2 (en) 2021-12-17 2025-09-30 Applied Materials, Inc. Self-assembled monolayer for selective deposition
JP2025512614A (en) * 2022-02-25 2025-04-18 メルク パテント ゲゼルシャフト ミット ベシュレンクテル ハフツング High purity alkynes for selective deposition
US12503760B2 (en) * 2022-02-25 2025-12-23 Merck Patent Gmbh Methods of using high-purity alkynes for selective deposition
US20250115992A1 (en) * 2022-02-25 2025-04-10 Merck Patent Gmbh High-purity alkynes for selective deposition
WO2023164524A1 (en) 2022-02-25 2023-08-31 Merck Patent Gmbh High-purity alkynes for selective deposition
US12588435B2 (en) 2022-02-28 2026-03-24 Tokyo Electron Limited Selective inhibition for selective metal deposition
WO2023164685A1 (en) * 2022-02-28 2023-08-31 Tokyo Electron Limited Selective inhibition for selective metal deposition
US12701937B2 (en) 2022-05-12 2026-08-04 Samsung Electronics Co., Ltd. Method of manufacturing semiconductor device
WO2024025765A1 (en) * 2022-07-27 2024-02-01 Applied Materials, Inc. Methods of selective deposition of molybdenum
WO2024097547A1 (en) 2022-10-31 2024-05-10 Versum Materials Us, Llc High purity alkynyl amines for selective deposition
US12685107B2 (en) 2023-03-17 2026-07-14 Applied Materials, Inc. Ultra-thin layers by selective passivation
EP4748965A2 (en) 2023-08-11 2026-05-27 Merck Patent GmbH Formulations for selective deposition
WO2025036804A1 (en) 2023-08-11 2025-02-20 Merck Patent Gmbh Formulations for selective deposition
KR20260056264A (en) 2023-09-20 2026-04-24 도쿄엘렉트론가부시키가이샤 Substrate processing method and substrate processing device
WO2025174685A1 (en) * 2024-02-12 2025-08-21 Applied Materials, Inc. Methods of manufacturing interconnect structures
JP2026514200A (en) * 2024-04-08 2026-05-07 合肥安徳科銘半導体科技有限公司 Organic small molecule inhibitors and methods for using them in thin film deposition.

Also Published As

Publication number Publication date
TW202107623A (en) 2021-02-16
JP7326475B2 (en) 2023-08-15
CN113795609A (en) 2021-12-14
CN113795609B (en) 2023-11-07
WO2020227274A1 (en) 2020-11-12
US11680313B2 (en) 2023-06-20
TWI791985B (en) 2023-02-11
JP2022531455A (en) 2022-07-06
KR20210148444A (en) 2021-12-07
US20200350204A1 (en) 2020-11-05
KR102677926B1 (en) 2024-06-21

Similar Documents

Publication Publication Date Title
US11680313B2 (en) Selective deposition on non-metallic surfaces
KR101918565B1 (en) Deposition of metal films using alane-based precursors
US12618144B2 (en) Surface treatment for selective deposition
TW201833993A (en) Topologically constrained plasma enhanced cyclic deposition method
TW201035356A (en) Method of depositing tungsten film with reduced resistivity and improved surface morphology
JP7822472B2 (en) Selective blocking of metal surfaces using bifunctional self-assembled monolayers
US12568803B2 (en) Methods of forming interconnect structures
JP2023512623A (en) Ruthenium-containing films deposited on ruthenium-titanium nitride films and methods of forming the same
US11081348B2 (en) Selective deposition of silicon using deposition-treat-etch process
US9938622B2 (en) Method to deposit CVD ruthenium
WO2018230213A1 (en) Thin film formation method
US20240355675A1 (en) Methods of forming interconnect structures
US20240258164A1 (en) Methods of forming interconnect structures
TW202316565A (en) Self-assembled monolayer for selective deposition
TWI515803B (en) Doped aluminum in bismuth
US20240258161A1 (en) Methods of forming interconnect structures

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

AS Assignment

Owner name: APPLIED MATERIALS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, FENG Q.;CHEN, LU;SALY, MARK;AND OTHERS;SIGNING DATES FROM 20200710 TO 20200731;REEL/FRAME:053406/0930

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION