US20200227272A1 - Interconnect Structure with Porous Low K Film - Google Patents
Interconnect Structure with Porous Low K Film Download PDFInfo
- Publication number
- US20200227272A1 US20200227272A1 US16/831,336 US202016831336A US2020227272A1 US 20200227272 A1 US20200227272 A1 US 20200227272A1 US 202016831336 A US202016831336 A US 202016831336A US 2020227272 A1 US2020227272 A1 US 2020227272A1
- Authority
- US
- United States
- Prior art keywords
- layer
- fluorocarbon
- hardmask
- dielectric layer
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims abstract description 69
- 239000002184 metal Substances 0.000 claims abstract description 49
- 229910052751 metal Inorganic materials 0.000 claims abstract description 49
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 8
- 239000001257 hydrogen Substances 0.000 claims description 6
- 229910052739 hydrogen Inorganic materials 0.000 claims description 6
- 125000004435 hydrogen atom Chemical group [H]* 0.000 claims description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims 1
- 238000000034 method Methods 0.000 description 27
- 238000004519 manufacturing process Methods 0.000 description 15
- 239000007789 gas Substances 0.000 description 12
- 238000005530 etching Methods 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
- H01L21/31122—Etching inorganic layers by chemical means by dry-etching of layers not containing Si, e.g. PZT, Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02115—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
- H01L21/0212—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC the material being fluoro carbon compounds, e.g.(CFx) n, (CHxFy) n or polytetrafluoroethylene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
Definitions
- Embodiments of the present disclosure relate to the field of semiconductor technology.
- embodiments of the present disclosure relate to an interconnect structure and method for manufacturing the same.
- porous ultra-low k materials are generally used in interconnect structures in small-sized semiconductor devices.
- An opening needs to be formed by etching the porous ultra-low k material prior to forming the metal interconnect.
- the uniformity of the opening affects the uniformity of the metal interconnect.
- the present inventor has discovered that the uniformity of the metal interconnects is relatively poor when a porous ultra-low k material is utilized as a dielectric material in an interconnect structure, and the poor uniformity of the metal interconnects increases the parasitic capacitance between the metal interconnects.
- the present inventor provides a novel interconnect structure and method for manufacturing the same to improve the uniformity of the interconnects for solving the above-described problems.
- Embodiments of the present disclosure provide a method for manufacturing an interconnect structure including providing a metal interconnect layer; forming a first dielectric layer on the metal interconnect layer; forming a fluorocarbon layer on the first dielectric layer; forming a second dielectric layer on the fluorocarbon layer; and performing an etch process on the second dielectric layer using the fluorocarbon layer as an etch stop mask to form an opening.
- performing the etch process includes forming a patterned hardmask layer on the second dielectric layer, the hardmask layer having a first opening extending into the hardmask layer; forming a patterned first mask layer on the hardmask layer, the first mask layer having a second opening extending to a bottom of the first opening; etching the hardmask layer and the second dielectric layer using the first mask layer as a mask to expose a portion of the fluorocarbon layer; and removing the first mask layer to form the opening.
- the method further includes removing the exposed portion of the fluorocarbon layer and a portion of the first dielectric layer under the exposed portion of the fluorocarbon layer using the etched hardmask layer as a mask to form a through hole extending to the metal interconnect layer; removing a portion of the hardmask layer and a portion of the first dielectric layer below the first opening to form a trench extending to the fluorocarbon layer.
- the second opening of the first mask layer includes two openings extending to the bottom of the first opening to form two corresponding through holes extending to the metal interconnect layer.
- the method further includes forming a metal layer filling the trench and the through hole.
- forming the patterned hardmask layer on the second dielectric layer includes forming a first hardmask layer on the second dielectric layer, a second hardmask layer on the first hardmask layer, and a third hardmask layer on the second hardmask layer; forming a patterned second mask layer on the third hardmask layer;
- forming the patterned second mask layer on the third hardmask layer includes forming a mask oxide layer on the third hardmask layer; forming the second mask layer on the mask oxide layer; etching the third hardmask layer and the second hardmask layer includes etching the mask oxide layer, the third hardmask layer, and the second hardmask layer using the second mask layer as a mask. After removing the second mask layer, the method further includes removing a remaining portion of the mask oxide layer.
- the first hardmask layer includes non-porous SiOCH; the second hardmask layer includes tetraethyl orthosilicate (TEOS); and the third hardmask layer comprises titanium nitride (TiN).
- TEOS tetraethyl orthosilicate
- TiN titanium nitride
- the method further includes, after forming the fluorocarbon layer on the first dielectric layer, subjecting the fluorocarbon layer to an oxygen-containing plasma treatment.
- the oxygen-containing plasma treatment includes a source gas including O 2 , O 3 , or H 2 O.
- each of the first and second dielectric layers includes a porous low-k dielectric layer.
- the fluorocarbon layer is a hydrogen-containing fluorocarbon layer.
- etching a portion of the fluorocarbon layer and a portion of the first dielectric layer below the opening using a remaining portion of the hardmask layer as a mask includes etching the portion of the fluorocarbon layer below the opening comprises a source gas including an O 2 containing first plasma; and etching the portion of the first dielectric layer below the opening comprises a source gas of a CF 4 containing second plasma.
- the source gas of the second plasma further includes CO or CO 2 .
- Embodiments of the present disclosure also provide an interconnect structure including a metal interconnect layer, a first dielectric layer on the metal interconnect layer, a fluorocarbon layer on the first dielectric layer, a second dielectric layer on the fluorocarbon layer, a trench extending through the second dielectric layer to the fluorocarbon layer, and a through hole in the trench extending to the metal interconnect layer.
- the through hole includes a first through hole and a second through hole.
- the interconnect structure further includes a metal layer filling the trench and the through hole.
- each of the first and second dielectric layers includes a porous low-k dielectric layer.
- the fluorocarbon layer is a hydrogen-containing fluorocarbon layer.
- the interconnect structure further includes a first hardmask layer comprising SiOCH on the second dielectric layer, a second hardmask layer comprising TEOS on the first hardmask layer, and a third hardmask layer comprising TiN on the second hardmask layer.
- FIG. 1 is a flowchart illustrating a manufacturing method of an interconnect structure according to embodiments of the present disclosure.
- FIGS. 2 through 10 are cross-sectional views illustrating intermediate stages of a manufacturing method of an interconnect structure according to some embodiments of the present disclosure.
- first, second, third, etc. do not denote any order, but rather the terms first, second, third, etc. are used to distinguish one element from another.
- use of the terms a, an, etc. does not denote a limitation of quantity, but rather denote the presence of at least one of the referenced items.
- substrate may include any structure having an exposed surface with which to form an integrated circuit.
- substrate is understood to include semiconductor wafers and is also used to refer to semiconductor structures during processing and may include other layers that have been fabricated thereupon.
- a “substrate” may include doped and undoped semiconductor wafers, epitaxial semiconductor layers, as well as other semiconductor structures.
- Fluorocarbons have good thermal stability and can withstand thermal shocks in the integrated circuit manufacturing process and the increased temperature during the device operation. Further, fluorocarbons have good adhesion and filling properties and are compatible with the manufacturing process of integrated circuits.
- FIG. 1 is a flowchart illustrating a method for manufacturing an interconnect structure.
- each drawing or step in the flowchart represents a process associated with embodiments of the method described. Those of skill in the art will recognize that additional steps and drawings that described the embodiments may be added.
- the method may include the following steps:
- Step 102 providing a first dielectric layer on a metal interconnect layer.
- the metal interconnect layer may be, for example, a copper (Cu) interconnect layer.
- the first dielectric layer is a porous low-k dielectric layer, such as SiCOH.
- Step 104 forming (e.g., using a deposition process) a fluorocarbon layer on the first dielectric layer.
- the fluorocarbon layer may be formed using a plasma enhanced chemical vapor deposition (PECVD) or a physical vapor deposition (PVD) process.
- PECVD plasma enhanced chemical vapor deposition
- PVD physical vapor deposition
- the fluorocarbon layer may be, for example, in the form of C x F y , and the x and y may vary according to different process conditions.
- the fluorocarbon layer may be a hydrogen-containing fluorocarbon layer.
- Step 106 forming (e.g., using a deposition process) a second dielectric layer on the fluorocarbon layer.
- the second dielectric layer is a porous low-k dielectric layer, such as SiCOH.
- Step 108 etching the second dielectric layer using the fluorocarbon layer as an etch stop layer to form an opening extending to the fluorocarbon layer.
- the fluorocarbon layer has a higher etch selectivity ratio in relation to a general dielectric layer, especially to a porous low-k dielectric layer, so that the etch process performed on the second dielectric layer can be easily stopped at the fluorocarbon layer, thereby obtaining an improved uniformity of the opening.
- the present disclosure provides a method of manufacturing an interconnect structure using a fluorocarbon layer as an etch stop layer to form an opening.
- the thus formed opening has an improved uniformity, so that a metal interconnect subsequently formed in the opening also has an improved uniformity that reduces the parasitic capacitance between the metal interconnects.
- FIGS. 2 through 10 are cross-sectional views illustrating intermediate stages of a manufacturing method of an interconnect structure according to some embodiments of the present disclosure. The manufacturing method of an interconnect structure according to some embodiments of the present disclosure will be described in detail with reference to FIGS. 2 to 10 .
- first dielectric layer 202 may be a porous low-k dielectric layer or an ultra-low k dielectric layer.
- first dielectric layer 202 may include a SiCN layer on metal interconnect layer 201 , a buffer layer (e.g. a silicon oxide layer) on the SiCN layer, and a porous low-k dielectric layer or an ultra-low k dielectric layer on the buffer layer.
- the porous low-k dielectric layer or ultra-low k dielectric layer may be, for example, SiOCH or the like.
- a fluorocarbon layer 301 is formed (e.g., using a deposition process) on first dielectric layer 202 , as shown in FIG. 3 .
- the fluorocarbon layer may be deposited using a PECVD or PVD process using an organic gas (e.g., C x F y and CH 4 ) containing carbon, fluorine and hydrogen as a source gas.
- fluorocarbon layer 301 may be a hydrogen-containing fluorocarbon layer.
- fluorocarbon layer 301 may be a doped fluorocarbon layer, e.g., a fluorocarbon layer may be doped with nitrogen or boron.
- fluorocarbon layer 301 has a thickness in the range between 5 angstroms and 1000 angstroms, e.g., 50 angstroms, 100 angstroms, 400, angstroms, 600 angstroms, etc.
- the deposited fluorocarbon layer may be subjected to an oxygen-containing plasma treatment.
- the source gas of the oxygen-containing plasma may include, for example, O 2 , O 3 , or H 2 O.
- the surface portion of fluorocarbon layer 301 can be oxidized by subjecting the fluorocarbon layer to an oxygen-containing plasma treatment to increase the bonding force between fluorocarbon layer 301 and a subsequently deposited second dielectric layer 401 .
- second dielectric layer 401 is formed on fluorocarbon layer 301 , as shown in FIG. 4 .
- second dielectric layer 401 may be a porous low-k dielectric layer or an ultra-low k dielectric layer.
- an etch process is performed on second dielectric layer 401 using fluorocarbon layer 301 as an etch stop layer to form an opening extending to the surface of fluorocarbon layer 301 .
- opening refers to an opening, a via, or a trench extending to a layer.
- an opening extending to fluorocarbon layer 301 may be formed by the steps shown in FIGS. 5 to 7 .
- a patterned hardmask layer 501 is formed on second dielectric layer 401 .
- Hardmask layer 501 has a first opening 502 extending into hardmask layer 501 .
- first hardmask layer 511 may include non-porous SiOCH
- second hardmask layer 521 may include tetraethyl orthosilicate (TEOS)
- third hardmask layer 531 may include titanium nitride (TiN).
- TEOS tetraethyl orthosilicate
- a patterned mask layer e.g., a photoresist is then formed over third hardmask layer 531 .
- the patterned mask layer herein may be referred to as a second mask layer.
- An etch process is performed on third hardmask layer 531 and second hardmask layer 521 using the second mask layer as a mask to form an opening 502 extending into second hardmask layer 521 (as shown in FIG. 5 ) or extending to the surface of first hardmask layer 511 .
- first opening 502 may extend below the middle portion of second hardmask layer 521 , that is, more than half of the thickness of second hardmask layer 521 may be removed, as shown in FIG. 5 . Thereafter, the second mask layer is removed. That is, first opening 502 in hardmask layer 501 includes a remaining portion of second hardmask layer 521 (less than half of the thickness of second hardmask layer 521 ).
- a mask oxide layer (e.g., silicon oxide) may be formed (not shown) on third hardmask layer 531 .
- the second mask layer is then formed on the mask oxide layer.
- the mask oxide layer, third hardmask layer 531 , and second hardmask layer 521 are successively etched using the second mask layer as a mask to form the first opening. After removing the second mask layer, the remaining mask oxide layer is also removed.
- a patterned mask layer 601 (also referred to as a first mask layer), e.g., a photoresist, is formed on hard mask layer 501 .
- First mask layer 601 has an second opening 602 extending to the bottom of first opening 502 .
- second opening 602 may include two openings (as shown in FIG. 6 ), so that two through holes (vias) can be formed subsequently that extend to metal interconnect layer 201 .
- first mask layer 601 may have second opening 602 extending to the bottom of first opening 501 , so that a through hole (via) may be subsequently formed extending to metal interconnect layer 201 .
- an etch process is performed on hardmask layer 501 and second dielectric layer 401 using first mask layer 601 as a mask.
- First mask layer 601 is then removed to form an opening 701 extending to fluorocarbon layer 301 and exposing a portion of the surface of fluorocarbon layer 301 .
- the exposed portion of fluorocarbon layer 301 and a portion of first dielectric layer 202 under opening 701 may also be removed using hardmask layer 501 as a mask to form an opening 801 .
- a portion of the hardmask layer 501 in first opening 502 i.e., the portion of the remaining hardmask layer 521 , the portion of first hardmask layer 511 below the remaining layer 521 in the first opening
- a portion of second dielectric layer 401 in first opening 502 are also removed to form a trench 802 extending to the surface of fluorocarbon layer 301 , as shown in FIG. 8 .
- the exposed portion of fluorocarbon layer 301 in opening 701 may be removed using a source gas of a first oxygen-containing plasma.
- the portion of first dielectric layer 202 under opening 701 may be etched using a source gas of a second CF 4 -containing plasma.
- the source gas of the second plasma may also include CO or CO 2 .
- nitrogen gas, argon gas, helium gas, or a combination thereof may be used as a carrier gas.
- the number of through holes extending to the metal interconnect layer can be any integer number N.
- N integer number
- two through holes 801 are shown extending from fluorocarbon layer 301 to metal interconnect layer 201 .
- the number is arbitrary chosen for describing the example embodiment and should not be limiting.
- the number of through hole 801 may be one through hole.
- Fluorocarbon layer 301 enables trench 802 in the different portions of the interconnect structure to have contact to the surface of the fluorocarbon layer, so that through hole 801 in the different portions of the interconnect structure has contact to the surface of the fluorocarbon layer, thereby improving the uniformity of trench 802 and through hole 801 in the vertical direction (direction perpendicular to the surface of the metal interconnect layer).
- Metal interconnect lines that are formed by subsequently filling a metal layer in the trench and through hole(s) also have improved uniformity, which can reduce the parasitic capacitance between the metal interconnect lines.
- metal layer 901 may be formed to fill trench 802 and through hole 801 , as shown in FIG. 9 .
- Metal layer 901 may also be formed on remaining hardmask layer 501 .
- metal layer 901 may include copper.
- FIGS. 2 through 10 a method for manufacturing an interconnect structure has been described above according to some embodiment of the present disclosure with reference to FIGS. 2 through 10 .
- steps shown in FIGS. 2 to 10 may be performed in different embodiments, and that some processes in FIGS. 2 to 10 are not necessary in one embodiment.
- the interconnect structure may include a metal interconnect layer 201 , a first dielectric layer 202 on metal interconnect layer 201 , a fluorocarbon layer 301 on first dielectric layer 202 , and a second dielectric layer 401 on fluorocarbon layer 301 .
- Second dielectric layer 401 includes a trench 802 extending to the surface of fluorocarbon layer 301 .
- the interconnect structure may also include a through hole 801 in trench 801 extending through fluorocarbon layer 301 and first dielectric layer 202 to the surface of metal interconnect layer 201 .
- the interconnect structure may have two through holes 801 in the trench that extend through the fluorocarbon layer and the first dielectric layer to the surface of metal interconnect layer.
- the interconnect structure may further include a first hardmask layer 511 on second dielectric layer 401 , a second hardmask layer 521 on first hardmask layer 511 , and a third hardmask layer 531 on second hardmask layer 521 .
- first hardmask layer 511 may include non-porous SiOCH;
- second hardmask layer 521 may include tetraethyl orthosilicate (TEOS),
- third hardmask layer 531 may include titanium nitride (TiN).
- the interconnect structure may further include a metal layer 901 filling trench 802 and through hole 801 .
- Metal layer 901 may include copper.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application is a divisional of U.S. patent application Ser. No. 15/664,966, filed on Jul. 31, 2017, which claims priority to Chinese Patent Application No. 201610868147.1, filed Sep. 30, 2016, the contents of which are incorporated herein by references in their entirety.
- Embodiments of the present disclosure relate to the field of semiconductor technology. In particular, embodiments of the present disclosure relate to an interconnect structure and method for manufacturing the same.
- With the development of integrated circuit technology, semiconductor device elements and structures have become increasingly smaller in size. In order to reduce the parasitic capacitance between the metal interconnects, low-k dielectric materials are gradually used instead of silicon dioxide in the interconnect structure. A porous ultra-low k material can further reduce the dielectric constant of the dielectric material in the interconnect structure. Therefore, porous ultra-low k materials are generally used in interconnect structures in small-sized semiconductor devices.
- An opening needs to be formed by etching the porous ultra-low k material prior to forming the metal interconnect. The uniformity of the opening affects the uniformity of the metal interconnect.
- The present inventor has discovered that the uniformity of the metal interconnects is relatively poor when a porous ultra-low k material is utilized as a dielectric material in an interconnect structure, and the poor uniformity of the metal interconnects increases the parasitic capacitance between the metal interconnects. The present inventor provides a novel interconnect structure and method for manufacturing the same to improve the uniformity of the interconnects for solving the above-described problems.
- Embodiments of the present disclosure provide a method for manufacturing an interconnect structure including providing a metal interconnect layer; forming a first dielectric layer on the metal interconnect layer; forming a fluorocarbon layer on the first dielectric layer; forming a second dielectric layer on the fluorocarbon layer; and performing an etch process on the second dielectric layer using the fluorocarbon layer as an etch stop mask to form an opening.
- In an embodiment, performing the etch process includes forming a patterned hardmask layer on the second dielectric layer, the hardmask layer having a first opening extending into the hardmask layer; forming a patterned first mask layer on the hardmask layer, the first mask layer having a second opening extending to a bottom of the first opening; etching the hardmask layer and the second dielectric layer using the first mask layer as a mask to expose a portion of the fluorocarbon layer; and removing the first mask layer to form the opening.
- In an embodiment, the method further includes removing the exposed portion of the fluorocarbon layer and a portion of the first dielectric layer under the exposed portion of the fluorocarbon layer using the etched hardmask layer as a mask to form a through hole extending to the metal interconnect layer; removing a portion of the hardmask layer and a portion of the first dielectric layer below the first opening to form a trench extending to the fluorocarbon layer.
- In an embodiment, the second opening of the first mask layer includes two openings extending to the bottom of the first opening to form two corresponding through holes extending to the metal interconnect layer.
- In an embodiment, the method further includes forming a metal layer filling the trench and the through hole.
- In an embodiment, forming the patterned hardmask layer on the second dielectric layer includes forming a first hardmask layer on the second dielectric layer, a second hardmask layer on the first hardmask layer, and a third hardmask layer on the second hardmask layer; forming a patterned second mask layer on the third hardmask layer;
- etching the third hardmask layer and the second hardmask layer using the second mask layer as a mask to form the opening extending into the second hardmask layer or extending into a surface off the first hardmask layer; and removing the second mask layer.
- In an embodiment, forming the patterned second mask layer on the third hardmask layer includes forming a mask oxide layer on the third hardmask layer; forming the second mask layer on the mask oxide layer; etching the third hardmask layer and the second hardmask layer includes etching the mask oxide layer, the third hardmask layer, and the second hardmask layer using the second mask layer as a mask. After removing the second mask layer, the method further includes removing a remaining portion of the mask oxide layer.
- In an embodiment, the first hardmask layer includes non-porous SiOCH; the second hardmask layer includes tetraethyl orthosilicate (TEOS); and the third hardmask layer comprises titanium nitride (TiN).
- In an embodiment, the method further includes, after forming the fluorocarbon layer on the first dielectric layer, subjecting the fluorocarbon layer to an oxygen-containing plasma treatment. In an embodiment, the oxygen-containing plasma treatment includes a source gas including O2, O3, or H2O.
- In an embodiment, each of the first and second dielectric layers includes a porous low-k dielectric layer.
- In an embodiment, the fluorocarbon layer is a hydrogen-containing fluorocarbon layer.
- In an embodiment, etching a portion of the fluorocarbon layer and a portion of the first dielectric layer below the opening using a remaining portion of the hardmask layer as a mask includes etching the portion of the fluorocarbon layer below the opening comprises a source gas including an O2 containing first plasma; and etching the portion of the first dielectric layer below the opening comprises a source gas of a CF4 containing second plasma.
- In an embodiment, the source gas of the second plasma further includes CO or CO2.
- Embodiments of the present disclosure also provide an interconnect structure including a metal interconnect layer, a first dielectric layer on the metal interconnect layer, a fluorocarbon layer on the first dielectric layer, a second dielectric layer on the fluorocarbon layer, a trench extending through the second dielectric layer to the fluorocarbon layer, and a through hole in the trench extending to the metal interconnect layer.
- In an embodiment, the through hole includes a first through hole and a second through hole.
- In an embodiment, the interconnect structure further includes a metal layer filling the trench and the through hole.
- In an embodiment, each of the first and second dielectric layers includes a porous low-k dielectric layer. In an embodiment, the fluorocarbon layer is a hydrogen-containing fluorocarbon layer.
- In an embodiment, the interconnect structure further includes a first hardmask layer comprising SiOCH on the second dielectric layer, a second hardmask layer comprising TEOS on the first hardmask layer, and a third hardmask layer comprising TiN on the second hardmask layer.
- The following description, together with the accompanying drawings, will provide a better understanding of the nature and advantages of the claimed invention.
- The accompanying drawings, referred to herein and constituting a part hereof, illustrate embodiments of the invention. The drawings together with the description serve to explain the principles of the invention.
-
FIG. 1 is a flowchart illustrating a manufacturing method of an interconnect structure according to embodiments of the present disclosure. -
FIGS. 2 through 10 are cross-sectional views illustrating intermediate stages of a manufacturing method of an interconnect structure according to some embodiments of the present disclosure. - In the following description, numerous specific details are provided for a thorough understanding of the present disclosure. However, it should be appreciated by those of skill in the art that the present invention may be realized without one or more of these details. In other examples, features and techniques known in the art will not be described for purposes of brevity.
- It should be understood that the drawings are not drawn to scale, and similar reference numbers are used for representing similar elements. Embodiments of the invention are described herein with reference to perspective cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated relative to each other for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- It will be understood that, when an element or layer is referred to as “on,” “disposed on,” “adjacent to,” “connected to,” or “coupled to” another element or layer, it can be disposed directly on the other element or layer, adjacent to, connected or coupled to the other element or layer, or intervening elements or layers may also be present. In contrast, when an element is referred to as being “directly on,” directly disposed on,” “directly connected to,” or “directly, coupled to” another element or layer, there are no intervening elements or layers present between them. It will be understood that, although the terms “first,” “second,” “third,” etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- The use of the terms first, second, third, etc. do not denote any order, but rather the terms first, second, third, etc. are used to distinguish one element from another. Furthermore, the use of the terms a, an, etc. does not denote a limitation of quantity, but rather denote the presence of at least one of the referenced items.
- The term “substrate” may include any structure having an exposed surface with which to form an integrated circuit. The term “substrate” is understood to include semiconductor wafers and is also used to refer to semiconductor structures during processing and may include other layers that have been fabricated thereupon. A “substrate” may include doped and undoped semiconductor wafers, epitaxial semiconductor layers, as well as other semiconductor structures.
- Notice that similar reference numerals and letters refer to similar items in the following figures, and thus once an item is defined in a figure, it may not be discussed or further defined in following figures.
- The present inventor proposes the use of fluorocarbons to form an interconnect structure. Fluorocarbons have good thermal stability and can withstand thermal shocks in the integrated circuit manufacturing process and the increased temperature during the device operation. Further, fluorocarbons have good adhesion and filling properties and are compatible with the manufacturing process of integrated circuits.
- In accordance with some embodiments of the present disclosure,
FIG. 1 is a flowchart illustrating a method for manufacturing an interconnect structure. In the disclosure, each drawing or step in the flowchart represents a process associated with embodiments of the method described. Those of skill in the art will recognize that additional steps and drawings that described the embodiments may be added. - Referring to
FIG. 1 , the method may include the following steps: -
Step 102, providing a first dielectric layer on a metal interconnect layer. The metal interconnect layer may be, for example, a copper (Cu) interconnect layer. Preferably, the first dielectric layer is a porous low-k dielectric layer, such as SiCOH. - Step 104: forming (e.g., using a deposition process) a fluorocarbon layer on the first dielectric layer. For example, the fluorocarbon layer may be formed using a plasma enhanced chemical vapor deposition (PECVD) or a physical vapor deposition (PVD) process. The fluorocarbon layer may be, for example, in the form of CxFy, and the x and y may vary according to different process conditions. In one embodiment, the fluorocarbon layer may be a hydrogen-containing fluorocarbon layer.
- Step 106: forming (e.g., using a deposition process) a second dielectric layer on the fluorocarbon layer. Preferably, the second dielectric layer is a porous low-k dielectric layer, such as SiCOH.
- Step 108: etching the second dielectric layer using the fluorocarbon layer as an etch stop layer to form an opening extending to the fluorocarbon layer.
- The fluorocarbon layer has a higher etch selectivity ratio in relation to a general dielectric layer, especially to a porous low-k dielectric layer, so that the etch process performed on the second dielectric layer can be easily stopped at the fluorocarbon layer, thereby obtaining an improved uniformity of the opening.
- The present disclosure provides a method of manufacturing an interconnect structure using a fluorocarbon layer as an etch stop layer to form an opening. The thus formed opening has an improved uniformity, so that a metal interconnect subsequently formed in the opening also has an improved uniformity that reduces the parasitic capacitance between the metal interconnects.
-
FIGS. 2 through 10 are cross-sectional views illustrating intermediate stages of a manufacturing method of an interconnect structure according to some embodiments of the present disclosure. The manufacturing method of an interconnect structure according to some embodiments of the present disclosure will be described in detail with reference toFIGS. 2 to 10 . - Referring to
FIG. 2 , ametal interconnect layer 201 is provided, and a firstdielectric layer 202 is formed onmetal interconnect layer 201. In one embodiment, firstdielectric layer 202 may be a porous low-k dielectric layer or an ultra-low k dielectric layer. In another embodiment, firstdielectric layer 202 may include a SiCN layer onmetal interconnect layer 201, a buffer layer (e.g. a silicon oxide layer) on the SiCN layer, and a porous low-k dielectric layer or an ultra-low k dielectric layer on the buffer layer. Herein, the porous low-k dielectric layer or ultra-low k dielectric layer may be, for example, SiOCH or the like. - Thereafter, a
fluorocarbon layer 301 is formed (e.g., using a deposition process) on firstdielectric layer 202, as shown inFIG. 3 . For example, the fluorocarbon layer may be deposited using a PECVD or PVD process using an organic gas (e.g., CxFy and CH4) containing carbon, fluorine and hydrogen as a source gas. In one embodiment,fluorocarbon layer 301 may be a hydrogen-containing fluorocarbon layer. In one embodiment,fluorocarbon layer 301 may be a doped fluorocarbon layer, e.g., a fluorocarbon layer may be doped with nitrogen or boron. In a preferred embodiment,fluorocarbon layer 301 has a thickness in the range between 5 angstroms and 1000 angstroms, e.g., 50 angstroms, 100 angstroms, 400, angstroms, 600 angstroms, etc. - In a preferred embodiment, after depositing
fluorocarbon layer 301 on firstdielectric layer 202, the deposited fluorocarbon layer may be subjected to an oxygen-containing plasma treatment. Herein, the source gas of the oxygen-containing plasma may include, for example, O2, O3, or H2O. The surface portion offluorocarbon layer 301 can be oxidized by subjecting the fluorocarbon layer to an oxygen-containing plasma treatment to increase the bonding force betweenfluorocarbon layer 301 and a subsequently deposited seconddielectric layer 401. - Next, a
second dielectric layer 401 is formed onfluorocarbon layer 301, as shown inFIG. 4 . In one embodiment,second dielectric layer 401 may be a porous low-k dielectric layer or an ultra-low k dielectric layer. - Thereafter, an etch process is performed on second
dielectric layer 401 usingfluorocarbon layer 301 as an etch stop layer to form an opening extending to the surface offluorocarbon layer 301. - It is noted that, as employed herein, the term “opening,” “via”, or “trench” refers to an opening, a via, or a trench extending to a layer.
- In one embodiment, an opening extending to
fluorocarbon layer 301 may be formed by the steps shown inFIGS. 5 to 7 . - Referring to
FIG. 5 , a patternedhardmask layer 501 is formed on seconddielectric layer 401.Hardmask layer 501 has afirst opening 502 extending intohardmask layer 501. - In some embodiments, a
first hardmask layer 511, asecond hardmask layer 521, and athird hardmask layer 531 may be sequentially formed on seconddielectric layer 401. For example,first hardmask layer 511 may include non-porous SiOCH;second hardmask layer 521 may include tetraethyl orthosilicate (TEOS),third hardmask layer 531 may include titanium nitride (TiN). However, it is to be understood that the invention is not limited thereto. A patterned mask layer (e.g., a photoresist) is then formed overthird hardmask layer 531. In order to distinguish the patterned mask layer (not shown) from a first mask layer disclosed later, the patterned mask layer herein may be referred to as a second mask layer. An etch process is performed onthird hardmask layer 531 andsecond hardmask layer 521 using the second mask layer as a mask to form anopening 502 extending into second hardmask layer 521 (as shown inFIG. 5 ) or extending to the surface offirst hardmask layer 511. Preferably,first opening 502 may extend below the middle portion ofsecond hardmask layer 521, that is, more than half of the thickness ofsecond hardmask layer 521 may be removed, as shown inFIG. 5 . Thereafter, the second mask layer is removed. That is,first opening 502 inhardmask layer 501 includes a remaining portion of second hardmask layer 521 (less than half of the thickness of second hardmask layer 521). - In some other embodiments, after
first hardmask layer 511,second hardmask layer 521, andthird hardmask layer 531 are sequentially formed, a mask oxide layer (e.g., silicon oxide) may be formed (not shown) onthird hardmask layer 531. The second mask layer is then formed on the mask oxide layer. Thereafter, the mask oxide layer,third hardmask layer 531, andsecond hardmask layer 521 are successively etched using the second mask layer as a mask to form the first opening. After removing the second mask layer, the remaining mask oxide layer is also removed. - Referring to
FIG. 6 , a patterned mask layer 601 (also referred to as a first mask layer), e.g., a photoresist, is formed onhard mask layer 501.First mask layer 601 has ansecond opening 602 extending to the bottom offirst opening 502. In one embodiment,second opening 602 may include two openings (as shown inFIG. 6 ), so that two through holes (vias) can be formed subsequently that extend tometal interconnect layer 201. In another embodiment,first mask layer 601 may havesecond opening 602 extending to the bottom offirst opening 501, so that a through hole (via) may be subsequently formed extending tometal interconnect layer 201. - Referring to
FIG. 7 , an etch process is performed onhardmask layer 501 and seconddielectric layer 401 usingfirst mask layer 601 as a mask.First mask layer 601 is then removed to form anopening 701 extending tofluorocarbon layer 301 and exposing a portion of the surface offluorocarbon layer 301. - The exposed portion of
fluorocarbon layer 301 and a portion of firstdielectric layer 202 under opening 701 may also be removed usinghardmask layer 501 as a mask to form anopening 801. A portion of thehardmask layer 501 in first opening 502 (i.e., the portion of the remaininghardmask layer 521, the portion offirst hardmask layer 511 below the remaininglayer 521 in the first opening), and a portion of seconddielectric layer 401 infirst opening 502 are also removed to form atrench 802 extending to the surface offluorocarbon layer 301, as shown inFIG. 8 . - In one embodiment, the exposed portion of
fluorocarbon layer 301 in opening 701 may be removed using a source gas of a first oxygen-containing plasma. In one embodiment, the portion of firstdielectric layer 202 under opening 701 may be etched using a source gas of a second CF4-containing plasma. In one embodiment, the source gas of the second plasma may also include CO or CO2. In addition, in the etching of the exposed portion offluorocarbon layer 301 and the portion of firstdielectric layer 202 below opening 701, nitrogen gas, argon gas, helium gas, or a combination thereof may be used as a carrier gas. - It is to be understood that the number of through holes extending to the metal interconnect layer can be any integer number N. In the example shown in
FIG. 8 , two throughholes 801 are shown extending fromfluorocarbon layer 301 tometal interconnect layer 201. But it is understood that the number is arbitrary chosen for describing the example embodiment and should not be limiting. In some other embodiments, as described above, the number of throughhole 801 may be one through hole. -
Fluorocarbon layer 301 enablestrench 802 in the different portions of the interconnect structure to have contact to the surface of the fluorocarbon layer, so that throughhole 801 in the different portions of the interconnect structure has contact to the surface of the fluorocarbon layer, thereby improving the uniformity oftrench 802 and throughhole 801 in the vertical direction (direction perpendicular to the surface of the metal interconnect layer). Metal interconnect lines that are formed by subsequently filling a metal layer in the trench and through hole(s) also have improved uniformity, which can reduce the parasitic capacitance between the metal interconnect lines. - Thereafter, a
metal layer 901 may be formed to filltrench 802 and throughhole 801, as shown inFIG. 9 .Metal layer 901 may also be formed on remaininghardmask layer 501. In one embodiment,metal layer 901 may include copper. - Thereafter, a planarization (e.g., a chemical mechanical polishing) process is performed on
metal layer 901 to form a metal interconnect line, as shown inFIG. 10 . In one embodiment, theplanarized metal layer 901 has a planar surface that is flush with the upper surface of seconddielectric layer 401. - Thus, a method for manufacturing an interconnect structure has been described above according to some embodiment of the present disclosure with reference to
FIGS. 2 through 10 . One of skill in the art will appreciate that steps shown inFIGS. 2 to 10 may be performed in different embodiments, and that some processes inFIGS. 2 to 10 are not necessary in one embodiment. - Embodiments of the present disclosure also provide a novel interconnect structure. Referring to
FIG. 8 , the interconnect structure may include ametal interconnect layer 201, a firstdielectric layer 202 onmetal interconnect layer 201, afluorocarbon layer 301 on firstdielectric layer 202, and asecond dielectric layer 401 onfluorocarbon layer 301.Second dielectric layer 401 includes atrench 802 extending to the surface offluorocarbon layer 301. The interconnect structure may also include a throughhole 801 intrench 801 extending throughfluorocarbon layer 301 and firstdielectric layer 202 to the surface ofmetal interconnect layer 201. In one embodiment, the interconnect structure may have two throughholes 801 in the trench that extend through the fluorocarbon layer and the first dielectric layer to the surface of metal interconnect layer. - In one embodiment, referring still to
FIG. 8 , the interconnect structure may further include afirst hardmask layer 511 on seconddielectric layer 401, asecond hardmask layer 521 onfirst hardmask layer 511, and athird hardmask layer 531 onsecond hardmask layer 521. In one exemplary embodiment,first hardmask layer 511 may include non-porous SiOCH;second hardmask layer 521 may include tetraethyl orthosilicate (TEOS),third hardmask layer 531 may include titanium nitride (TiN). - In one embodiment, referring to
FIG. 10 , the interconnect structure may further include ametal layer 901filling trench 802 and throughhole 801.Metal layer 901 may include copper. - Preferred embodiments of the present disclosure have been described in detail hereinabove. It is to be understood that the scope of the invention also comprehends embodiments from those described, yet within the scope of the claims.
- While the present disclosure is described herein with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Rather, the purpose of the illustrative embodiments is to make the spirit of the present invention be better understood by those skilled in the art. In order not to obscure the scope of the invention, many details of well-known processes and manufacturing techniques are omitted. Various modifications of the illustrative embodiments as well as other embodiments will be apparent to those of skill in the art upon reference to the description.
- Furthermore, some of the features of the preferred embodiments of the present disclosure could be used to advantage without the corresponding use of other features. As such, the foregoing description should be considered as merely illustrative of the principles of the invention, and not in limitation thereof.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/831,336 US20200227272A1 (en) | 2016-09-30 | 2020-03-26 | Interconnect Structure with Porous Low K Film |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610868147.1 | 2016-09-30 | ||
CN201610868147.1A CN107887323B (en) | 2016-09-30 | 2016-09-30 | Interconnect structure and method of making the same |
US15/664,966 US10636672B2 (en) | 2016-09-30 | 2017-07-31 | Method for fluorocarbon film used as middle stop layer for porous low k film |
US16/831,336 US20200227272A1 (en) | 2016-09-30 | 2020-03-26 | Interconnect Structure with Porous Low K Film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/664,966 Division US10636672B2 (en) | 2016-09-30 | 2017-07-31 | Method for fluorocarbon film used as middle stop layer for porous low k film |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200227272A1 true US20200227272A1 (en) | 2020-07-16 |
Family
ID=59968969
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/664,966 Active US10636672B2 (en) | 2016-09-30 | 2017-07-31 | Method for fluorocarbon film used as middle stop layer for porous low k film |
US16/831,336 Abandoned US20200227272A1 (en) | 2016-09-30 | 2020-03-26 | Interconnect Structure with Porous Low K Film |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/664,966 Active US10636672B2 (en) | 2016-09-30 | 2017-07-31 | Method for fluorocarbon film used as middle stop layer for porous low k film |
Country Status (3)
Country | Link |
---|---|
US (2) | US10636672B2 (en) |
EP (1) | EP3301705B1 (en) |
CN (1) | CN107887323B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116314012A (en) * | 2018-08-16 | 2023-06-23 | 联华电子股份有限公司 | Metal interconnect structure and method for fabricating the same |
CN109860041B (en) * | 2018-12-28 | 2020-12-29 | 芯创智(北京)微电子有限公司 | Method for preparing precise graph of integrated circuit |
CN113223954B (en) * | 2021-04-25 | 2022-12-23 | 华虹半导体(无锡)有限公司 | Method for improving wafer burrs caused by groove etching |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5674355A (en) * | 1994-07-12 | 1997-10-07 | International Business Machines Corp. | Diamond-like carbon for use in VLSI and ULSI interconnect systems |
US20030190829A1 (en) * | 2002-04-05 | 2003-10-09 | Brennan Kenneth D. | Dual damascene barrier structures and preferential etching method |
US20080286977A1 (en) * | 2005-10-05 | 2008-11-20 | Judy Wang | Process to open carbon based hardmask overlying a dielectric layer |
US20140054754A1 (en) * | 2012-08-21 | 2014-02-27 | Toshiba America Electronic Components, Inc. | Optically reactive masking |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6291334B1 (en) | 1997-12-19 | 2001-09-18 | Applied Materials, Inc. | Etch stop layer for dual damascene process |
US6821571B2 (en) | 1999-06-18 | 2004-11-23 | Applied Materials Inc. | Plasma treatment to enhance adhesion and to minimize oxidation of carbon-containing layers |
US6949203B2 (en) | 1999-12-28 | 2005-09-27 | Applied Materials, Inc. | System level in-situ integrated dielectric etch process particularly useful for copper dual damascene |
US6696365B2 (en) * | 2002-01-07 | 2004-02-24 | Applied Materials, Inc. | Process for in-situ etching a hardmask stack |
JP4668522B2 (en) * | 2003-03-31 | 2011-04-13 | 東京エレクトロン株式会社 | Plasma processing method |
JP5143769B2 (en) | 2008-03-12 | 2013-02-13 | 東京エレクトロン株式会社 | Semiconductor device and manufacturing method thereof |
US20100022091A1 (en) * | 2008-07-25 | 2010-01-28 | Li Siyi | Method for plasma etching porous low-k dielectric layers |
US9406589B2 (en) | 2014-03-14 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via corner engineering in trench-first dual damascene process |
TWM485462U (en) * | 2014-05-02 | 2014-09-01 | Qin He Information Co Ltd | Community service integration platform |
-
2016
- 2016-09-30 CN CN201610868147.1A patent/CN107887323B/en active Active
-
2017
- 2017-07-31 US US15/664,966 patent/US10636672B2/en active Active
- 2017-09-21 EP EP17192406.1A patent/EP3301705B1/en not_active Not-in-force
-
2020
- 2020-03-26 US US16/831,336 patent/US20200227272A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5674355A (en) * | 1994-07-12 | 1997-10-07 | International Business Machines Corp. | Diamond-like carbon for use in VLSI and ULSI interconnect systems |
US20030190829A1 (en) * | 2002-04-05 | 2003-10-09 | Brennan Kenneth D. | Dual damascene barrier structures and preferential etching method |
US20080286977A1 (en) * | 2005-10-05 | 2008-11-20 | Judy Wang | Process to open carbon based hardmask overlying a dielectric layer |
US20140054754A1 (en) * | 2012-08-21 | 2014-02-27 | Toshiba America Electronic Components, Inc. | Optically reactive masking |
Also Published As
Publication number | Publication date |
---|---|
CN107887323B (en) | 2020-06-05 |
US20180096857A1 (en) | 2018-04-05 |
CN107887323A (en) | 2018-04-06 |
EP3301705A1 (en) | 2018-04-04 |
US10636672B2 (en) | 2020-04-28 |
EP3301705B1 (en) | 2019-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10192781B2 (en) | Interconnect structures incorporating air gap spacers | |
US7767587B2 (en) | Method of forming an interconnection structure in a organosilicate glass having a porous layer with higher carbon content located between two lower carbon content non-porous layers | |
US20200227272A1 (en) | Interconnect Structure with Porous Low K Film | |
US9293363B2 (en) | Methods and structures for back end of line integration | |
US7015133B2 (en) | Dual damascene structure formed of low-k dielectric materials | |
US9412651B2 (en) | Air-gap formation in interconnect structures | |
US20110237075A1 (en) | Method for Manufacturing Interconnect Structures Incorporating Air-Gap Spacers | |
US7217663B2 (en) | Via hole and trench structures and fabrication methods thereof and dual damascene structures and fabrication methods thereof | |
US20070210339A1 (en) | Shared contact structures for integrated circuits | |
CN107680932B (en) | Interconnect structure and method of making the same | |
CN109804463B (en) | Method for forming dual damascene interconnect structure | |
US8084357B2 (en) | Method for manufacturing a dual damascene opening comprising a trench opening and a via opening | |
KR20040101008A (en) | Manufacturing method for semiconductor apparatus | |
US20080057727A1 (en) | Method of manufacturing a semiconductor device | |
US11081478B2 (en) | Interconnect structure having a fluorocarbon layer | |
CN111933580B (en) | Preparation method of semiconductor structure | |
US8664743B1 (en) | Air-gap formation in interconnect structures | |
KR20230085819A (en) | Film deposition for patterning process | |
CN106971973B (en) | Semiconductor device, manufacturing method thereof and electronic device | |
CN111952242A (en) | Dual damascene trench structure and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHOU, MING;REEL/FRAME:052555/0945 Effective date: 20170714 Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHOU, MING;REEL/FRAME:052555/0945 Effective date: 20170714 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |