US20190245497A1 - Drain Sharing Split LNA - Google Patents
Drain Sharing Split LNA Download PDFInfo
- Publication number
- US20190245497A1 US20190245497A1 US15/887,816 US201815887816A US2019245497A1 US 20190245497 A1 US20190245497 A1 US 20190245497A1 US 201815887816 A US201815887816 A US 201815887816A US 2019245497 A1 US2019245497 A1 US 2019245497A1
- Authority
- US
- United States
- Prior art keywords
- switch
- terminal
- transistor
- input
- degeneration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007850 degeneration Effects 0.000 claims description 46
- 238000000034 method Methods 0.000 claims description 33
- 239000003990 capacitor Substances 0.000 claims description 22
- 230000005669 field effect Effects 0.000 claims description 5
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 238000002955 isolation Methods 0.000 description 14
- 238000004891 communication Methods 0.000 description 6
- 230000006872 improvement Effects 0.000 description 5
- 230000001413 cellular effect Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/22—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively
- H03F1/223—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively with MOSFET's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H03F3/16—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/211—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/111—Indexing scheme relating to amplifiers the amplifier being a dual or triple band amplifier, e.g. 900 and 1800 MHz, e.g. switched or not switched, simultaneously or not
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/222—A circuit being added at the input of an amplifier to adapt the input impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/231—Indexing scheme relating to amplifiers the input of an amplifier can be switched on or off by a switch to amplify or not an input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/249—A switch coupled in the input circuit of an amplifier being controlled by a circuit, e.g. feedback circuitry being controlling the switch
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/267—A capacitor based passive circuit, e.g. filter, being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/294—Indexing scheme relating to amplifiers the amplifier being a low noise amplifier [LNA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/372—Noise reduction and elimination in amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/391—Indexing scheme relating to amplifiers the output circuit of an amplifying stage comprising an LC-network
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/396—Indexing scheme relating to amplifiers the output of an amplifier can be switched on or off by a switch to couple the output signal to a load
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/421—Multiple switches coupled in the output circuit of an amplifier are controlled by a circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/489—A coil being added in the source circuit of a common source stage, e.g. as degeneration means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/492—A coil being added in the source circuit of a transistor amplifier stage as degenerating element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7209—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched from a first band to a second band
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
Definitions
- Various embodiments described herein relate to amplifiers and more particularly to low noise amplifiers for use in communications equipment.
- the front end of a communications receiver typically includes a low noise amplifier (“LNA”) that is responsible for providing the first stage amplification to a signal received within the communications receiver.
- LNA low noise amplifier
- the operational specifications of the LNA are very important to the overall quality of the communications receiver. Any noise or distortion introduced by the LNA will cause degradation of the overall receiver performance. Accordingly, the sensitivity of a receiver is, in large part, determined by the quality of the front end and in particular, by the quality of the LNA.
- the LNA is required to operate over a relatively broad frequency band and to amplify signals having several distinct modulated baseband or modulated intermediate frequency (IF) signals.
- IF modulated intermediate frequency
- One example of a situation in which the LNA is required to amplify a received signal having multiple modulated IF or baseband signals is the case in which an intraband noncontiguous carrier aggregation (CA) signal is to be received.
- CA carrier aggregation
- a CA signal can have two channels (or IF carriers) having frequencies that are not adjacent to one another, but which lie within the frequency range that can be addressed by a single LNA amplifier.
- a CA signal may have two non-adjacent channels within a cellular frequency band defined by 3rd Generation Partnership Project (3GPP). 3GPP is a well-known industry standard setting organization.
- FIG. 1 is an illustration of a portion of a cellular telephone front end in which an LNA 101 is coupled to a variable attenuator 103 .
- a bypass switch 105 allows the variable attenuator to be optionally shunted.
- the signal is then coupled to a single pole, three throw mode selector switch 107 that allows the output of the LNA 101 to be selectively coupled to only a first downconverter and baseband circuitry (DBC) 109 , a second DBC 111 or both the first and the second DBC 109 , 111 .
- DBC downconverter and baseband circuitry
- the mode selector switch 107 When the mode selector switch 107 is in the first position (i.e., Single Channel mode 1 ), the output of the LNA 101 is coupled directly to the first DBC 109 . In the second position (i.e., Split mode), the output of the LNA 101 is coupled through a passive power splitter 113 to both the first and second DBC 109 , 111 . In the third position (i.e., Single Channel mode 2 ), the output of the LNA 101 is coupled to only the second DBC 111 .
- the first limitation is the amount of isolation that can be achieved between the first and second DBC 109 , 111 .
- a well-manufactured 3 dB splitter can achieve approximately 18-20 dB of isolation between outputs at the center frequency for which the splitter 113 is designed to operate.
- Signals that are cross-coupled from one DBC to the other will typically result in interference and distortion that will result in an overall reduction in sensitivity of the receiver.
- passive splitters typically are designed to operate optimally in a relatively narrow frequency range. That is, passive splitters, by their nature are narrow band devices. As the frequency of the signal coupled through the splitter 113 deviates from the optimal frequency for which the splitter was designed, the output-to-output isolation will degrade. Due to the limitations of the splitters currently available, and because receivers that are designed to handle CA signals must operate in a relatively broad frequency range, the desired isolation between the DBCs 109 , 111 is difficult to achieve.
- power splitters such as the splitter 113 shown in FIG. 1 , have significant loss. Since 3 dB power splitters split the power in half, even an ideal splitter will result in a 3 dB reduction in power presented to the DBCs 109 , 111 in the Split mode compared to the Single Channel modes. In addition, most splitters will have an additional 1.0 to 1.5 dB of insertion loss. The insertion loss, like the output-to-output isolation, will typically get worse as the frequency of the signals applied deviates from the center frequency for which the splitter was designed to operate.
- the losses encountered in the mode selection switch 107 and the splitter 113 lead to a need for more gain. This results in reductions in linearity (as typically characterized by measuring the “third order intercept”) and degradation of the noise figure of the receiver when operating in Split mode.
- each of a plurality of amplifiers is an LNA configured as a cascode (i.e., a two-stage amplifier having two transistors, the first configured as a “common source” input transistor, e.g., input field effect transistor (FET), and the second configured in a “common gate” configuration as an output transistor, (e.g. output FET).
- the LNA may have additional transistors (i.e., more than two stages and/or stacked transistors).
- the output transistor of each LNA can be turned on or off (i.e., by either using the gate of the output FET or opening a switch in the source of the input FET 254 , 252 ).
- the gates of an input FET are coupled together to form a common input.
- the gates of the two FETs can be separated to allow the gate of an input FET of an LNA for which the output transistor is turned off (i.e., FETs are not conducting current from drain terminal to source terminal) to be independently controlled to turn off the input FET.
- a first switch is provided that allows a connection to be either established or broken between the source terminal of the input FET of each LNA.
- a second switch allows a switchable gate-to-source and/or gate to ground capacitor to be selectively applied to the input FET of at least one of the LNAs.
- an additional switch is provided that allows a source to ground degeneration inductor to be disconnected from the source terminal of an input FET of an LNA for which the output FET is turned off. Selectively turning the output FETs on and off allows the amplifier to operate in both a single mode and a split mode.
- use of the switches ensures that the input impedance to the amplifier is the same in single mode and in split mode.
- a drain switch is provided that couples the drain terminals of each input FET together during single mode. The switch is opened to decouple the drain terminals during split mode.
- FIG. 1 is an illustration of a portion of a cellular telephone front end in which an LNA is coupled to a variable attenuator.
- FIG. 2 is an illustration of a front end amplifier having degeneration switches, gate capacitor modules and using multiple LNAs operating in either single mode or split mode.
- FIG. 3 is a simplified schematic of another embodiment of an amplifier having source split LNAs and a drain switch and including a resistance that can selectively be placed in parallel across an inductor and capacitor in each output load matching circuit.
- FIG. 4 is a graph illustrating the improvement in noise figure attained by using the drain switch.
- FIG. 5 is a graph and chart showing the relationship between the current I DD and noise figure as a function of input frequency.
- FIG. 6 illustrates a method in accordance with one embodiment for amplifying a signal (e.g., a CA signal) using more than one amplifier.
- a signal e.g., a CA signal
- FIG. 7 is an illustration of another embodiment of a method that includes removing parallel drain resistances during single mode.
- FIG. 2 is an illustration of a front end amplifier 200 of a communications receiver in which multiple low noise amplifiers (LNAs) 202 , 204 are used to amplify signals.
- LNAs low noise amplifiers
- Signals to be amplified are coupled through a front end signal input terminal 206 .
- a first mode referred to as “single mode”
- one of the output FETs 208 , 212 associated with the LNAs 202 , 204 is turned on (i.e., is actively amplifying a signal applied to the input of the LNA 202 , 204 ).
- the amplified output of the active LNA 202 , 204 is coupled to an output terminal 232 , 234 .
- each LNA 202 , 204 comprises a pair of field effect transistors (FETs) 208 , 210 , and 212 , 214 .
- FETs field effect transistors
- Each pair forms a two-stage LNA in a cascode architecture.
- FETs field effect transistors
- any type of FET may be used to implement the LNA, including, but not limited to metal-oxide semiconductors (MOSFETs), junction field effect transistors (JFETs), insulated gate FETs (IGFETs), metal semiconductor FETs (MESFETs), etc. While some types of transistors may be better suited to particular applications, the concepts associated with the disclosed method and apparatus do not exclude the use of any particular type of transistor. Still further, additional transistors can be included within an LNA (e.g., LNA 202 , 204 ), either as additional amplifier stages or stacked with those FETs 208 , 212 that are shown. In addition, in some embodiments, the particular type of transistor and the number of such transistors can differ from one LNA 202 , 204 to another or within each LNA 202 , 204 .
- MOSFETs metal-oxide semiconductors
- JFETs junction field effect transistors
- IGFETs insulated gate FETs
- MESFETs metal semiconductor FETs
- additional transistors
- the LNA control signals are generated by a control module, such as an LNA Controller 217 .
- the LNA Controller 217 may generate the LNA control signals based on information regarding the types of signals that will be received by the amplifier 200 , the content carried by the signals, or based on user commands to select one or more channels.
- the LNA controller 217 may be a general purpose processor capable of receiving commands and processing the commands to generate control signals to the LNAs and associated switches disclosed throughout this disclosure. Alternatively, the LNA controller 217 is a dedicated processor specially designed for generating the control signals. Those skilled in the art will understand how to make such a processor for receiving a command to enter a first mode, such as split mode, and determine the particular configuration of switches and LNA control signals to be generated. In some cases, the LNA controller 217 may be as simple as a logic block with look-up table. Alternatively, in some embodiments, the LNA controller 217 may also rely upon additional information in determining the states of switch control and LNA control signals.
- the LNA control signal to one of the LNAs 202 , 204 causes the output FET 208 , 212 of that LNA 202 , 204 to be turned on.
- the LNA control to the other LNA 204 , 202 causes the output FET 212 , 208 of that LNA 202 , 204 to be turned off.
- the output FETs 208 , 212 of both LNAs 202 , 204 are on. It will be understood by those skilled in the art that additional LNAs not shown in FIG. 2 could be coupled similarly to extend the amplifier to select additional channels using additional modes of operation.
- Output load matching circuits 220 , 222 coupled to the output ports 224 , 226 of each LNA 202 , 204 provide a means by which the output impedance can be matched to a load.
- an input matching circuit 228 is provided to match the input impedance of the amplifier to the source terminal.
- the input matching circuit 228 includes an input matching inductor 229 and an input DC block capacitor 233 .
- output shunt capacitors 230 , 231 provide a relatively low capacitive reactance to ground for signals in the frequency range of the input signals applied to the input of the LNAs 202 , 204 , respectively.
- separate V DD supply voltage sources can be provided for each LNA in order to increase the isolation between the LNAs 202 , 204 .
- the same supply terminal can be used to provide V DD to two or more of the LNAs.
- the isolation achieved by the front end 200 shown in FIG. 2 is enhanced by the fact that there is significant isolation between the output port 232 of the first LNA 202 and output port 234 of the second LNA 204 .
- the isolation between the outputs of the front end will improve for signals that are separated by several intervening channels. That is, as the separation in frequency increases, the level of gain-versus-frequency overlap of one narrow band-tuned output to the other will decrease. This decrease will enhance the isolation between the outputs. In lower gain modes of operation, the output isolation will improve.
- the input impedance of the front end amplifier 200 will vary depending upon the mode in which the receiver is operated. That is, the input impedance presented in single mode will be significantly different from the impedance presented in split mode largely due to a difference in gate-to-source capacitance, Cgs, of the FET transistor when the output FET of the LNA is on and when the output FET of the LNA is off.
- Cgs gate-to-source capacitance
- a large difference in input impedances will cause a large input mismatch, which in turn creates large detrimental effects on virtually every aspect of the amplifier 200 .
- the affect can result in an increase in noise figure, a reduction in gain, and a degradation in linearity as, for example, measured by third order intercept (IP3).
- IP3 third order intercept
- a source switch 235 that can be closed in single mode to couple the source of the first input FET 210 to the source of the second input FET 214 is provided to reduce this affect.
- Closing the switch 235 to connect the sources of the two input FETs 210 , 214 during single mode makes the input impedance presented in split mode (i.e., when the output FETs 208 , 212 of both LNAs 202 , 204 are turned on) much closer to the input impedance presented during single mode with the switch 235 open. However, this still represents a large impedance change as compared to split mode.
- split mode the source switch 235 is opened. Opening the source switch 235 during split mode improves the noise isolation between the outputs 216 , 218 .
- the front end amplifier 200 has at least one gate capacitance module 240 comprising a gate capacitor 242 and a gate switch 244 connected in series between a first and second terminal of the module 240 .
- the gate switch 244 can be switched to insert the gate capacitor 242 in parallel with the gate and source of the input FET 210 to provide additional input capacitance when the second LNA 204 is off. By adding the additional capacitance of the gate capacitor 242 , the input impedance during single mode more closely matches the input impedance during split mode.
- the input impedance will very nearly match the input impedance present during split mode (during which both the switches 244 , 235 are opened).
- the gate switch 244 and the source switch 235 are closed.
- split mode the gate switch 244 and the source switch 235 are open.
- the front end amplifier 200 has at least a first degeneration switch 252 to disconnect a degeneration component, such as a first degeneration inductor 238 , from the second LNA 204 during single mode.
- a second degeneration switch 254 is placed between the source of the first FET 210 and a second degeneration component, such as a second degeneration inductor 236 , to allow the degeneration inductor 236 to be removed from the LNA 400 . Accordingly, selection can be made as to which inductor 236 , 238 to remove during single mode. It will be clear to those of ordinary skill in the art that either of the two degeneration switches 252 , 254 can be provided alone or the two switches 252 , 254 may both be provided together.
- a degeneration inductor 236 , 238 is disconnected when the source switch 235 is closed. Therefore, when the source switch 235 is open during split mode, each LNA 202 , 204 sees only the inductance of the one degeneration inductor 236 , 238 that is coupled to the respective source of the input FET 210 , 214 associated with that LNA 202 , 204 .
- the active LNA 202 , 214 operating in single mode has an inductive load between the source and ground that is equal to the inductance of just one of the degeneration inductors 236 , 238 , thus more closely matching the inductance presented during split mode.
- Providing a second degeneration switch 254 provides flexibility as to which inductance to present at the source of the active input FET 210 , 214 no matter which output FET 208 , 212 is turned on during single mode.
- a drain switch 260 is provided to enable the drain terminal of the input FET 210 to be coupled to the drain terminal of the input FET 214 during single mode.
- the input of one of the input FETs 210 , 214 is essentially unused.
- Closing the drain switch 260 places the two input FETs 210 , 214 in parallel. By placing the two input FETs 210 , 214 in parallel, the unused input FET 210 , 214 adds to the g m (i.e., transconductance) of the input stage of the front end amplifier 200 .
- Transconductance is the change in the drain current divided by the small change in the gate to source voltage with a constant drain to source voltage.
- the drain current is the sum of the currents through each input FET 210 , 214 (i.e., the current through the FET 208 , 212 that is conducting).
- Increases in the g m of the amplifier result in an increase in the noise figure of the amplifier.
- the transition frequency is f T ⁇ g m (2 ⁇ C gs ). Therefore, because the value of C gs is largely unchanged, the transition frequency (f T ) increases with an increase in gin.
- the LNA 1 control signal applied to the input 216 of the FET 208 provides bias to allow the FET 208 to conduct.
- the LNA 2 control signal applied to the input of the FET 212 is at ground potential to prevent the FET 212 from conducting.
- the drain terminal of the input FET 214 conducts in parallel with the input FET 210 , shunting some of the current that flows through the FET 208 . It can be seen that essentially twice as much current will flow through the FET 208 , since both the input FETs 210 , 214 are conducting (assuming that R on of the drain switch 260 is relatively low and the two LNAs 202 , 204 are essentially the same).
- the drain switch 260 has a minimal impact on the operation of the amplifier 200 in split mode, since the drain switch 260 is open (i.e., not conducting) during split mode.
- the effect of C off (capacitance of the drain switch 260 when not conducting) on the forward signal is minimal, since the LNAs 202 , 204 operate in common mode.
- the drain switch 260 is too large, it can negatively impact the isolation of the outputs LNA output 1 and LNA output 2 in split mode.
- a large drain switch 260 increases the shunt capacitance to the substrate on which the components of the amplifier 200 are fabricated. Such an increase in shunt capacitance can increase the noise contribution from the cascode.
- SOI integrated circuitry mitigates this affect to some degree, since additional shunt capacitance added is typically relatively small for silicon on insulator (SOI) integrated circuits.
- the size of the drain switch 260 can have an impact on the noise figure. If the drain switch 260 is too small, the DC voltage drop across R on of the drain switch 260 (i.e., the resistance through the switch when the switch is closed) results in a decrease in the voltage V DS across the input FET 214 . This results in a less efficient g m which will have a negative impact on noise figure. Nonetheless, because R on is presented after the g m stage, the contribution of R on to the noise figure is not very significant.
- FIG. 3 is a simplified schematic of another embodiment of an amplifier 300 having source split LNAs 202 , 204 and a drain switch 260 .
- the amplifier 300 includes a resistance that can selectively be placed in parallel across the inductor and capacitor in each of the output load matching circuits 220 , 222 .
- a switch 302 , 304 is coupled in series with a drain resistance 306 , 308 between the drain terminal of one of the output ports 224 , 226 and V DD .
- the output impedance of the amplifier 300 drops due to the input FETs 210 , 214 being placed in parallel when the drain switch 260 is closed. Opening the switches 302 , 304 increases the resistance by removing the parallel path through each of the drain resistances 306 , 308 .
- FIG. 4 is a graph illustrating the improvement in noise figure attained by using the drain switch 260 .
- a first curve 402 shows the noise figure associated with each level of current I DD drawn from the voltage source V DD during single mode with the drain switch open. In the case of the embodiment shown in FIG.
- the current I DD is either: (1) the current I DD1 flowing through the first LNA 202 when the LNA 1 control signal is set to turn on the output FET 208 of LNA 1 and any leakage current I DD2 flowing through the second LNA 204 ; or (2) the current I DD2 flowing through the second LNA 204 when the LNA 2 control signal is set to turn on the output FET 212 of LNA 2 and any leakage current I DD1 flowing through the first LNA 202 .
- a second curve 404 shows the noise figure associated with each level of current I DD drawn from the voltage source V DD in single mode with the drain switch closed.
- the noise figure with the drain switch open is approximately 1.55 dB.
- the noise figure with the drain switch 260 closed is approximately 1.46 dB.
- the improvement in noise figure increases with greater I DD .
- the noise figure with the drain switch 260 open is shown at point 410 to be approximately 1.53 dB.
- the noise figure with the drain switch 260 closed shown at point 412 is approximately 1.23 dB.
- FIG. 5 is a graph and chart showing the relationship between the current I DD and noise figure as a function of input frequency.
- Four curves 502 , 504 , 506 , 508 are shown plotted over a frequency range from 2 GHz to 3 GHz.
- the first curve 502 represents a current I DD equal to 9.1 mA with the drain switch open over the frequencies from 2 GHz to 3 GHz.
- the second curve 504 illustrates the noise figure over the frequency range for a current I DD of 3.9 mA with the drain switch 260 closed.
- the third curve 506 illustrates the noise figure over the frequency range for a current I DD of 7.59 mA with the drain switch 260 closed.
- the fourth curve 508 illustrates the noise figure over the frequency range for a current I DD of 11.0 mA with the drain switch 260 closed. It can be seen that with the drain switch 260 closed, nearly the same noise figure can be attained with only 7.5 mA of I DD compared to 9.1 mA with the drain switch 260 open.
- the switches 235 , 244 , 252 , 254 , 260 , 302 , 304 can be manufactured in accordance with techniques provided in U.S. Pat. No. 6,804,502 (the “502 patent”), which is incorporated by reference herein, and disclosed in other related patents. Additional improvements in the performance of one or more of the switches 235 , 244 , 252 , 254 , 260 , 302 , 304 can be attained by implementing the techniques provided in U.S. Pat. No. 7,910,993 (the “993 patent”), which is incorporated by reference herein, and disclosed in other related patents.
- switches that have performance characteristics (i.e., linearity, return loss, switching speed, ease of integration, etc.) that are not as good as the characteristics of switches made in accordance with the techniques disclosed in the '502 and '993 patents.
- performance characteristics i.e., linearity, return loss, switching speed, ease of integration, etc.
- each or some of the switches disclosed above can be implemented using any combination of one or more transistors, including FETs, bipolar junction transistors (BJTs), or any other semiconductor switch.
- the switches can be implemented by electromechanical or MEMs (Micro-Electro-Mechanical Systems) technologies.
- each of the switches 235 , 244 , 252 , 254 , 260 , 302 , 304 can be controlled by a control signal generated by the LNA controller 217 or other such controller to select the state of each switch as a function of the mode of operation of the amplifier (i.e., whether in single mode or split mode).
- Such control signals and inputs to the switches are not shown for the sake of simplicity in the figures, but are well within the understanding of those skilled in the art.
- FIG. 6 is an illustration of a method in accordance with one embodiment for amplifying a signal (e.g., a CA signal) using more than one amplifier.
- the signal is applied to the input of the amplifiers [STEP 601 ].
- the signal includes a first and a second non-adjacent channel.
- the first and second channels are considered to be non-adjacent if there is at least a narrow frequency range between the defined end of the frequency range of the first channel and the defined beginning of the frequency range of the second channel.
- at least a third channel is defined within the frequency range between the end of the first and beginning of the second channel.
- the frequency range of a channel is typically defined by industry standards, but in some cases may be defined by the 3 dB frequency range of filters commonly used to receive signals transmitted over the channel.
- the method further includes selecting between a single mode or a split mode [STEP 603 ].
- the selection between single mode and split mode is made by turning on an output FET 208 in a first LNA 202 and turning off a second output FET 121 within a second LNA 204 to select single mode [STEP 605 ].
- the first output FET 208 is turned on by applying an LNA control signal to a first control input terminal 216 coupled to the gate of the output FET, such as the FET 208 shown in FIGS. 2-5 .
- the second output FET 212 is turned off by applying an LNA control signal to a second control input terminal 218 .
- the selection of split mode is made by applying LNA control signals to the control terminals 216 , 218 to turn both output FETs 208 , 212 on [STEP 607 ].
- the method further includes coupling the source of an input FET of the first LNA 202 , such as FET 210 and the source of an input FET of the second LNA 204 , such as the FET 212 , during single mode [STEP 609 ] and decoupling the two sources during split mode [STEP 611 ].
- a source switch 235 is closed in single mode and opened in split mode. When closed, the source switch 235 couples the two sources of the input FETs 210 , 212 .
- the drain switch 260 is closed in single mode [STEP 613 ] and opened during split mode [STEP 615 ].
- FIG. 7 is an illustration of another embodiment of a method that includes removing parallel drain resistances 306 , 308 during single mode [STEP 713 ].
- the drain resistances are removed by opening switches 302 , 304 .
- the resistances 306 , 308 are added during split mode [STEP 715 ] by closing the switches 302 , 304 .
- One such embodiment further includes selecting the resistance value of the drain resistances such that the output impedance is essentially the same during single mode and split mode.
- Integrated circuit embodiments may be fabricated using any suitable substrates and processes, including but not limited to standard bulk silicon, silicon-on-insulator (SOI), silicon-on-sapphire (SOS), GaN HEMT, GaAs pHEMT, and MESFET technologies.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- GaN HEMT GaAs pHEMT
- MESFET MESFET
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Amplifiers (AREA)
Abstract
Description
- Various embodiments described herein relate to amplifiers and more particularly to low noise amplifiers for use in communications equipment.
- The front end of a communications receiver typically includes a low noise amplifier (“LNA”) that is responsible for providing the first stage amplification to a signal received within the communications receiver. The operational specifications of the LNA are very important to the overall quality of the communications receiver. Any noise or distortion introduced by the LNA will cause degradation of the overall receiver performance. Accordingly, the sensitivity of a receiver is, in large part, determined by the quality of the front end and in particular, by the quality of the LNA.
- In some cases, the LNA is required to operate over a relatively broad frequency band and to amplify signals having several distinct modulated baseband or modulated intermediate frequency (IF) signals. One example of a situation in which the LNA is required to amplify a received signal having multiple modulated IF or baseband signals is the case in which an intraband noncontiguous carrier aggregation (CA) signal is to be received. A CA signal can have two channels (or IF carriers) having frequencies that are not adjacent to one another, but which lie within the frequency range that can be addressed by a single LNA amplifier. For example, a CA signal may have two non-adjacent channels within a cellular frequency band defined by 3rd Generation Partnership Project (3GPP). 3GPP is a well-known industry standard setting organization.
- In the case in which a receiver is required to receive a CA signal, such as a cellular telephone that is compliant with the Release 11 of the 3GPP communications industry standard, the LNA typically amplifies the received signal and provides the amplified output signal to a passive splitter.
FIG. 1 is an illustration of a portion of a cellular telephone front end in which an LNA 101 is coupled to avariable attenuator 103. Abypass switch 105 allows the variable attenuator to be optionally shunted. The signal is then coupled to a single pole, three throwmode selector switch 107 that allows the output of the LNA 101 to be selectively coupled to only a first downconverter and baseband circuitry (DBC) 109, asecond DBC 111 or both the first and thesecond DBC - When the
mode selector switch 107 is in the first position (i.e., Single Channel mode 1), the output of the LNA 101 is coupled directly to thefirst DBC 109. In the second position (i.e., Split mode), the output of the LNA 101 is coupled through apassive power splitter 113 to both the first andsecond DBC second DBC 111. - There are several limitations that arise from the architecture shown in
FIG. 1 . The first limitation is the amount of isolation that can be achieved between the first andsecond DBC splitter 113 is designed to operate. Signals that are cross-coupled from one DBC to the other will typically result in interference and distortion that will result in an overall reduction in sensitivity of the receiver. - Furthermore, passive splitters typically are designed to operate optimally in a relatively narrow frequency range. That is, passive splitters, by their nature are narrow band devices. As the frequency of the signal coupled through the
splitter 113 deviates from the optimal frequency for which the splitter was designed, the output-to-output isolation will degrade. Due to the limitations of the splitters currently available, and because receivers that are designed to handle CA signals must operate in a relatively broad frequency range, the desired isolation between theDBCs - Furthermore, power splitters such as the
splitter 113 shown inFIG. 1 , have significant loss. Since 3 dB power splitters split the power in half, even an ideal splitter will result in a 3 dB reduction in power presented to theDBCs - Still further, the losses encountered in the
mode selection switch 107 and thesplitter 113 lead to a need for more gain. This results in reductions in linearity (as typically characterized by measuring the “third order intercept”) and degradation of the noise figure of the receiver when operating in Split mode. - Therefore, there is currently a need for a CA capable receiver front end that can operate in Split mode with high output-to-output isolation, without degraded third order intercept and noise figure, and with relatively low front end losses.
- A receiver front end capable of receiving and processing intraband non-contiguous carrier aggregate (CA) signals using multiple low noise amplifiers (LNAs) is disclosed herein. In accordance with some embodiments of the disclosed method and apparatus, each of a plurality of amplifiers is an LNA configured as a cascode (i.e., a two-stage amplifier having two transistors, the first configured as a “common source” input transistor, e.g., input field effect transistor (FET), and the second configured in a “common gate” configuration as an output transistor, (e.g. output FET). In other embodiments, the LNA may have additional transistors (i.e., more than two stages and/or stacked transistors). The output transistor of each LNA can be turned on or off (i.e., by either using the gate of the output FET or opening a switch in the source of the
input FET 254, 252). The gates of an input FET are coupled together to form a common input. However, in some embodiments, the gates of the two FETs can be separated to allow the gate of an input FET of an LNA for which the output transistor is turned off (i.e., FETs are not conducting current from drain terminal to source terminal) to be independently controlled to turn off the input FET. A first switch is provided that allows a connection to be either established or broken between the source terminal of the input FET of each LNA. In addition, a second switch allows a switchable gate-to-source and/or gate to ground capacitor to be selectively applied to the input FET of at least one of the LNAs. In some embodiments, an additional switch is provided that allows a source to ground degeneration inductor to be disconnected from the source terminal of an input FET of an LNA for which the output FET is turned off. Selectively turning the output FETs on and off allows the amplifier to operate in both a single mode and a split mode. Furthermore, use of the switches ensures that the input impedance to the amplifier is the same in single mode and in split mode. Still further, a drain switch is provided that couples the drain terminals of each input FET together during single mode. The switch is opened to decouple the drain terminals during split mode. - The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
-
FIG. 1 is an illustration of a portion of a cellular telephone front end in which an LNA is coupled to a variable attenuator. -
FIG. 2 is an illustration of a front end amplifier having degeneration switches, gate capacitor modules and using multiple LNAs operating in either single mode or split mode. -
FIG. 3 is a simplified schematic of another embodiment of an amplifier having source split LNAs and a drain switch and including a resistance that can selectively be placed in parallel across an inductor and capacitor in each output load matching circuit. -
FIG. 4 is a graph illustrating the improvement in noise figure attained by using the drain switch. -
FIG. 5 is a graph and chart showing the relationship between the current IDD and noise figure as a function of input frequency. -
FIG. 6 illustrates a method in accordance with one embodiment for amplifying a signal (e.g., a CA signal) using more than one amplifier. -
FIG. 7 is an illustration of another embodiment of a method that includes removing parallel drain resistances during single mode. - Like reference numbers and designations in the various drawings indicate like elements.
-
FIG. 2 is an illustration of a front end amplifier 200 of a communications receiver in which multiple low noise amplifiers (LNAs) 202, 204 are used to amplify signals. Signals to be amplified are coupled through a front endsignal input terminal 206. In a first mode, referred to as “single mode”, one of theoutput FETs LNA 202, 204). The amplified output of theactive LNA output terminal output FET other LNA LNA LNA 202, 204), either as additional amplifier stages or stacked with thoseFETs LNA LNA - LNA control signals applied to control
input terminals FETs output FETs LNA LNA Controller 217. TheLNA Controller 217 may generate the LNA control signals based on information regarding the types of signals that will be received by the amplifier 200, the content carried by the signals, or based on user commands to select one or more channels. TheLNA controller 217 may be a general purpose processor capable of receiving commands and processing the commands to generate control signals to the LNAs and associated switches disclosed throughout this disclosure. Alternatively, theLNA controller 217 is a dedicated processor specially designed for generating the control signals. Those skilled in the art will understand how to make such a processor for receiving a command to enter a first mode, such as split mode, and determine the particular configuration of switches and LNA control signals to be generated. In some cases, theLNA controller 217 may be as simple as a logic block with look-up table. Alternatively, in some embodiments, theLNA controller 217 may also rely upon additional information in determining the states of switch control and LNA control signals. - In single mode, the LNA control signal to one of the
LNAs output FET LNA other LNA output FET LNA output FETs LNAs FIG. 2 could be coupled similarly to extend the amplifier to select additional channels using additional modes of operation. - Output
load matching circuits output ports LNA input matching circuit 228 is provided to match the input impedance of the amplifier to the source terminal. Theinput matching circuit 228 includes aninput matching inductor 229 and an inputDC block capacitor 233. In some embodiments,output shunt capacitors LNAs - The isolation achieved by the front end 200 shown in
FIG. 2 is enhanced by the fact that there is significant isolation between theoutput port 232 of thefirst LNA 202 andoutput port 234 of thesecond LNA 204. In the amplifier 200, the isolation between the outputs of the front end will improve for signals that are separated by several intervening channels. That is, as the separation in frequency increases, the level of gain-versus-frequency overlap of one narrow band-tuned output to the other will decrease. This decrease will enhance the isolation between the outputs. In lower gain modes of operation, the output isolation will improve. - One problem that needs to be addressed when using two LNAs in this manner is that the input impedance of the front end amplifier 200 will vary depending upon the mode in which the receiver is operated. That is, the input impedance presented in single mode will be significantly different from the impedance presented in split mode largely due to a difference in gate-to-source capacitance, Cgs, of the FET transistor when the output FET of the LNA is on and when the output FET of the LNA is off. A large difference in input impedances will cause a large input mismatch, which in turn creates large detrimental effects on virtually every aspect of the amplifier 200. The affect can result in an increase in noise figure, a reduction in gain, and a degradation in linearity as, for example, measured by third order intercept (IP3). The relatively large changes in the Cgs of the
input FET LNA source switch 235 that can be closed in single mode to couple the source of thefirst input FET 210 to the source of thesecond input FET 214 is provided to reduce this affect. Closing theswitch 235 to connect the sources of the twoinput FETs output FETs LNAs switch 235 open. However, this still represents a large impedance change as compared to split mode. In split mode, thesource switch 235 is opened. Opening thesource switch 235 during split mode improves the noise isolation between theoutputs - In addition to the
source switch 235, in some embodiments, the front end amplifier 200 has at least onegate capacitance module 240 comprising agate capacitor 242 and agate switch 244 connected in series between a first and second terminal of themodule 240. Thegate switch 244 can be switched to insert thegate capacitor 242 in parallel with the gate and source of theinput FET 210 to provide additional input capacitance when thesecond LNA 204 is off. By adding the additional capacitance of thegate capacitor 242, the input impedance during single mode more closely matches the input impedance during split mode. Therefore, with both thegate switch 244 and thesource switch 235 closed during single mode, the input impedance will very nearly match the input impedance present during split mode (during which both theswitches gate switch 244 and thesource switch 235 are closed. In split mode, thegate switch 244 and thesource switch 235 are open. - In addition, the front end amplifier 200 has at least a
first degeneration switch 252 to disconnect a degeneration component, such as afirst degeneration inductor 238, from thesecond LNA 204 during single mode. In some embodiments, asecond degeneration switch 254 is placed between the source of thefirst FET 210 and a second degeneration component, such as asecond degeneration inductor 236, to allow thedegeneration inductor 236 to be removed from the LNA 400. Accordingly, selection can be made as to whichinductor degeneration switches switches - A
degeneration inductor source switch 235 is closed. Therefore, when thesource switch 235 is open during split mode, eachLNA degeneration inductor input FET LNA active LNA degeneration inductors second degeneration switch 254 provides flexibility as to which inductance to present at the source of theactive input FET output FET - In addition to the
switches drain switch 260 is provided to enable the drain terminal of theinput FET 210 to be coupled to the drain terminal of theinput FET 214 during single mode. In an amplifier operating in single mode without adrain switch 260, the input of one of theinput FETs drain switch 260 places the twoinput FETs input FETs unused input FET input FET 210, 214 (i.e., the current through theFET - When signals are routed to the
LNA 1 output, theLNA 1 control signal applied to theinput 216 of theFET 208 provides bias to allow theFET 208 to conduct. TheLNA 2 control signal applied to the input of theFET 212 is at ground potential to prevent theFET 212 from conducting. By closing thedrain switch 260, the drain terminal of theinput FET 214 conducts in parallel with theinput FET 210, shunting some of the current that flows through theFET 208. It can be seen that essentially twice as much current will flow through theFET 208, since both theinput FETs drain switch 260 is relatively low and the twoLNAs input FETs input FET 214 needs additional DC bias current to create gm. and so the amplifier 200 will consume more power with bothinput FETs input FETs - The
drain switch 260 has a minimal impact on the operation of the amplifier 200 in split mode, since thedrain switch 260 is open (i.e., not conducting) during split mode. The effect of Coff (capacitance of thedrain switch 260 when not conducting) on the forward signal is minimal, since theLNAs drain switch 260 is too large, it can negatively impact the isolation of theoutputs LNA output 1 andLNA output 2 in split mode. Furthermore, alarge drain switch 260 increases the shunt capacitance to the substrate on which the components of the amplifier 200 are fabricated. Such an increase in shunt capacitance can increase the noise contribution from the cascode. The use of SOI integrated circuitry mitigates this affect to some degree, since additional shunt capacitance added is typically relatively small for silicon on insulator (SOI) integrated circuits. - In addition, the size of the
drain switch 260 can have an impact on the noise figure. If thedrain switch 260 is too small, the DC voltage drop across Ron of the drain switch 260 (i.e., the resistance through the switch when the switch is closed) results in a decrease in the voltage VDS across theinput FET 214. This results in a less efficient gm which will have a negative impact on noise figure. Nonetheless, because Ron is presented after the gm stage, the contribution of Ron to the noise figure is not very significant. -
FIG. 3 is a simplified schematic of another embodiment of anamplifier 300 having source splitLNAs drain switch 260. Theamplifier 300 includes a resistance that can selectively be placed in parallel across the inductor and capacitor in each of the outputload matching circuits load matching circuits switch drain resistance output ports amplifier 300 drops due to theinput FETs drain switch 260 is closed. Opening theswitches drain resistances -
FIG. 4 is a graph illustrating the improvement in noise figure attained by using thedrain switch 260. Afirst curve 402 shows the noise figure associated with each level of current IDD drawn from the voltage source VDD during single mode with the drain switch open. In the case of the embodiment shown inFIG. 3 , the current IDD is either: (1) the current IDD1 flowing through thefirst LNA 202 when the LNA1 control signal is set to turn on theoutput FET 208 of LNA1 and any leakage current IDD2 flowing through thesecond LNA 204; or (2) the current IDD2 flowing through thesecond LNA 204 when the LNA2 control signal is set to turn on theoutput FET 212 of LNA2 and any leakage current IDD1 flowing through thefirst LNA 202. Asecond curve 404 shows the noise figure associated with each level of current IDD drawn from the voltage source VDD in single mode with the drain switch closed. It can be seen that at apoint 406 on thecurve 402 at which the current IDD is equal to 6 mA, the noise figure with the drain switch open is approximately 1.55 dB. In contrast, at thepoint 408 the noise figure with thedrain switch 260 closed is approximately 1.46 dB. The improvement in noise figure increases with greater IDD. With the current IDD is 16 mA, the noise figure with thedrain switch 260 open is shown atpoint 410 to be approximately 1.53 dB. In contrast, the noise figure with thedrain switch 260 closed shown atpoint 412 is approximately 1.23 dB. It should be noted that these curves were plotted from anamplifier 300 having nominal values for the components and is meant merely to give a relative scale to the amount of improvement attainable. Amplifiers with components having particular values and characteristics may vary from these numbers. -
FIG. 5 is a graph and chart showing the relationship between the current IDD and noise figure as a function of input frequency. Four curves 502, 504, 506, 508 are shown plotted over a frequency range from 2 GHz to 3 GHz. The first curve 502 represents a current IDD equal to 9.1 mA with the drain switch open over the frequencies from 2 GHz to 3 GHz. The second curve 504 illustrates the noise figure over the frequency range for a current IDD of 3.9 mA with thedrain switch 260 closed. The third curve 506 illustrates the noise figure over the frequency range for a current IDD of 7.59 mA with thedrain switch 260 closed. The fourth curve 508 illustrates the noise figure over the frequency range for a current IDD of 11.0 mA with thedrain switch 260 closed. It can be seen that with thedrain switch 260 closed, nearly the same noise figure can be attained with only 7.5 mA of IDD compared to 9.1 mA with thedrain switch 260 open. - In accordance with some embodiments of the disclosed method and apparatus, the
switches switches - In addition, it will be understood by those skilled in the art that each of the
switches LNA controller 217 or other such controller to select the state of each switch as a function of the mode of operation of the amplifier (i.e., whether in single mode or split mode). Such control signals and inputs to the switches are not shown for the sake of simplicity in the figures, but are well within the understanding of those skilled in the art. - Methods
-
FIG. 6 is an illustration of a method in accordance with one embodiment for amplifying a signal (e.g., a CA signal) using more than one amplifier. The signal is applied to the input of the amplifiers [STEP 601]. In some embodiments, the signal includes a first and a second non-adjacent channel. The first and second channels are considered to be non-adjacent if there is at least a narrow frequency range between the defined end of the frequency range of the first channel and the defined beginning of the frequency range of the second channel. Typically, at least a third channel is defined within the frequency range between the end of the first and beginning of the second channel. The frequency range of a channel is typically defined by industry standards, but in some cases may be defined by the 3 dB frequency range of filters commonly used to receive signals transmitted over the channel. - The method further includes selecting between a single mode or a split mode [STEP 603]. In one embodiment, the selection between single mode and split mode is made by turning on an
output FET 208 in afirst LNA 202 and turning off a second output FET 121 within asecond LNA 204 to select single mode [STEP 605]. In one such embodiment, thefirst output FET 208 is turned on by applying an LNA control signal to a firstcontrol input terminal 216 coupled to the gate of the output FET, such as theFET 208 shown inFIGS. 2-5 . Thesecond output FET 212 is turned off by applying an LNA control signal to a secondcontrol input terminal 218. Similarly, the selection of split mode is made by applying LNA control signals to thecontrol terminals output FETs - The method further includes coupling the source of an input FET of the
first LNA 202, such asFET 210 and the source of an input FET of thesecond LNA 204, such as theFET 212, during single mode [STEP 609] and decoupling the two sources during split mode [STEP 611]. In one such embodiment, asource switch 235 is closed in single mode and opened in split mode. When closed, the source switch 235 couples the two sources of theinput FETs drain switch 260 is closed in single mode [STEP 613] and opened during split mode [STEP 615]. -
FIG. 7 is an illustration of another embodiment of a method that includes removingparallel drain resistances switches resistances switches - Fabrication Technologies and Options
- As should be readily apparent to one of ordinary skill in the art, various embodiments of the claimed invention can be implemented to meet a wide variety of specifications. Unless otherwise noted above, selection of suitable component values is a matter of design choice and various embodiments of the claimed invention may be implemented in any suitable IC technology (including but not limited to MOSFET and IGFET structures), or in hybrid or discrete circuit forms. Integrated circuit embodiments may be fabricated using any suitable substrates and processes, including but not limited to standard bulk silicon, silicon-on-insulator (SOI), silicon-on-sapphire (SOS), GaN HEMT, GaAs pHEMT, and MESFET technologies. However, in some cases, the inventive concepts claimed may be particularly useful with an SOI-based fabrication process (including SOS), and with fabrication processes having similar characteristics.
- A number of embodiments of the claimed invention have been described. It is to be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, some of the steps described above may be order independent, and thus can be performed in an order different from that described. Further, some of the steps described above may be optional. Various activities described with respect to the methods identified above can be executed in repetitive, serial, or parallel fashion. It is to be understood that the foregoing description is intended to illustrate and not to limit the scope of the claimed invention, which is defined by the scope of the following claims, and that other embodiments are within the scope of the claims.
Claims (36)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/887,816 US10381991B1 (en) | 2018-02-02 | 2018-02-02 | Drain sharing split LNA |
CN201980011004.0A CN111727560A (en) | 2018-02-02 | 2019-01-28 | Drain-shared split LNA |
US16/968,024 US11476813B2 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split LNA |
PCT/US2019/015477 WO2019152326A1 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split lna |
DE112019000639.8T DE112019000639T5 (en) | 2018-02-02 | 2019-01-28 | Split LNA with drain sharing |
US17/965,056 US11705873B2 (en) | 2018-02-02 | 2022-10-13 | Drain sharing split LNA |
US18/352,136 US20240022220A1 (en) | 2018-02-02 | 2023-07-13 | Drain Sharing Split LNA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/887,816 US10381991B1 (en) | 2018-02-02 | 2018-02-02 | Drain sharing split LNA |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2019/015477 Continuation WO2019152326A1 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split lna |
US16/968,024 Continuation US11476813B2 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split LNA |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190245497A1 true US20190245497A1 (en) | 2019-08-08 |
US10381991B1 US10381991B1 (en) | 2019-08-13 |
Family
ID=65409570
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/887,816 Active US10381991B1 (en) | 2018-02-02 | 2018-02-02 | Drain sharing split LNA |
US16/968,024 Active 2038-03-21 US11476813B2 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split LNA |
US17/965,056 Active US11705873B2 (en) | 2018-02-02 | 2022-10-13 | Drain sharing split LNA |
US18/352,136 Pending US20240022220A1 (en) | 2018-02-02 | 2023-07-13 | Drain Sharing Split LNA |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/968,024 Active 2038-03-21 US11476813B2 (en) | 2018-02-02 | 2019-01-28 | Drain sharing split LNA |
US17/965,056 Active US11705873B2 (en) | 2018-02-02 | 2022-10-13 | Drain sharing split LNA |
US18/352,136 Pending US20240022220A1 (en) | 2018-02-02 | 2023-07-13 | Drain Sharing Split LNA |
Country Status (4)
Country | Link |
---|---|
US (4) | US10381991B1 (en) |
CN (1) | CN111727560A (en) |
DE (1) | DE112019000639T5 (en) |
WO (1) | WO2019152326A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10817644B2 (en) * | 2018-10-19 | 2020-10-27 | Globalfoundries Singapore Pte. Ltd. | Circuit and method for design of RF integrated circuits for process control monitoring |
US10944441B2 (en) * | 2019-05-13 | 2021-03-09 | Qualcomm Incorporated | Receiver with broadband low-noise amplifier and filter bypass |
US20220085773A1 (en) * | 2020-09-17 | 2022-03-17 | Kabushiki Kaisha Toshiba | Semiconductor circuit |
US20220085840A1 (en) * | 2020-09-11 | 2022-03-17 | Apple Inc. | Wireless Amplifier Circuitry for Carrier Aggregation |
US11476813B2 (en) | 2018-02-02 | 2022-10-18 | Psemi Corporation | Drain sharing split LNA |
US11539382B1 (en) | 2021-10-19 | 2022-12-27 | Psemi Corporation | Supporting wideband inputs on RF receivers |
US11539334B2 (en) * | 2018-09-19 | 2022-12-27 | Psemi Corporation | Compact architecture for multipath low noise amplifier |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111934629B (en) * | 2020-07-24 | 2021-06-11 | 成都天锐星通科技有限公司 | Broadband high-linearity power amplifier |
US11595007B2 (en) * | 2020-10-27 | 2023-02-28 | Qualcomm Incorporated | Active feedback wideband low-noise amplifier |
US11606067B2 (en) * | 2021-03-01 | 2023-03-14 | Psemi Corporation | Dual voltage switched branch LNA architecture |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6804502B2 (en) | 2001-10-10 | 2004-10-12 | Peregrine Semiconductor Corporation | Switch circuit and method of switching radio frequency signals |
US7910993B2 (en) | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US20070024377A1 (en) | 2005-07-28 | 2007-02-01 | Xuezhen Wang | Impedance matching techiques for multi-band or wideband RF amplifiers and associated amplifier designs |
CN101494441B (en) * | 2008-01-24 | 2013-04-03 | 三星电子株式会社 | Wideband low noise amplifier |
US8957733B2 (en) * | 2011-10-27 | 2015-02-17 | Marvell World Trade Ltd. | Systems and methods for performing multi-modal power amplification |
US9543903B2 (en) * | 2012-10-22 | 2017-01-10 | Qualcomm Incorporated | Amplifiers with noise splitting |
US9059665B2 (en) | 2013-02-22 | 2015-06-16 | Qualcomm Incorporated | Amplifiers with multiple outputs and configurable degeneration inductor |
US20150236798A1 (en) * | 2013-03-14 | 2015-08-20 | Peregrine Semiconductor Corporation | Methods for Increasing RF Throughput Via Usage of Tunable Filters |
US9035697B2 (en) | 2013-03-15 | 2015-05-19 | Qualcomm Incorporated | Split amplifiers with improved linearity |
US9319009B2 (en) * | 2013-07-31 | 2016-04-19 | Futurewei Technologies, Inc. | Tunable radio frequency low noise amplifier |
JP6361190B2 (en) | 2014-03-14 | 2018-07-25 | ソニー株式会社 | Amplifier, driving method thereof, and electronic circuit system |
US9385901B2 (en) | 2014-11-13 | 2016-07-05 | Qualcomm Incorporated | Receiver front end architecture for intra band carrier aggregation |
US10211795B2 (en) * | 2016-07-21 | 2019-02-19 | Skyworks Solutions, Inc. | Impedance transformation circuit and overload protection for low noise amplifier |
US10381991B1 (en) | 2018-02-02 | 2019-08-13 | Psemi Corporation | Drain sharing split LNA |
-
2018
- 2018-02-02 US US15/887,816 patent/US10381991B1/en active Active
-
2019
- 2019-01-28 US US16/968,024 patent/US11476813B2/en active Active
- 2019-01-28 CN CN201980011004.0A patent/CN111727560A/en active Pending
- 2019-01-28 DE DE112019000639.8T patent/DE112019000639T5/en active Pending
- 2019-01-28 WO PCT/US2019/015477 patent/WO2019152326A1/en active Application Filing
-
2022
- 2022-10-13 US US17/965,056 patent/US11705873B2/en active Active
-
2023
- 2023-07-13 US US18/352,136 patent/US20240022220A1/en active Pending
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11476813B2 (en) | 2018-02-02 | 2022-10-18 | Psemi Corporation | Drain sharing split LNA |
US11705873B2 (en) | 2018-02-02 | 2023-07-18 | Psemi Corporation | Drain sharing split LNA |
US11539334B2 (en) * | 2018-09-19 | 2022-12-27 | Psemi Corporation | Compact architecture for multipath low noise amplifier |
US10817644B2 (en) * | 2018-10-19 | 2020-10-27 | Globalfoundries Singapore Pte. Ltd. | Circuit and method for design of RF integrated circuits for process control monitoring |
US10944441B2 (en) * | 2019-05-13 | 2021-03-09 | Qualcomm Incorporated | Receiver with broadband low-noise amplifier and filter bypass |
US20220085840A1 (en) * | 2020-09-11 | 2022-03-17 | Apple Inc. | Wireless Amplifier Circuitry for Carrier Aggregation |
US11711105B2 (en) * | 2020-09-11 | 2023-07-25 | Apple Inc. | Wireless amplifier circuitry for carrier aggregation |
US20220085773A1 (en) * | 2020-09-17 | 2022-03-17 | Kabushiki Kaisha Toshiba | Semiconductor circuit |
US12034415B2 (en) * | 2020-09-17 | 2024-07-09 | Kabushiki Kaisha Toshiba | Semiconductor circuit |
US11539382B1 (en) | 2021-10-19 | 2022-12-27 | Psemi Corporation | Supporting wideband inputs on RF receivers |
Also Published As
Publication number | Publication date |
---|---|
US20240022220A1 (en) | 2024-01-18 |
US10381991B1 (en) | 2019-08-13 |
CN111727560A (en) | 2020-09-29 |
US20210135636A1 (en) | 2021-05-06 |
US11705873B2 (en) | 2023-07-18 |
US20230107218A1 (en) | 2023-04-06 |
DE112019000639T5 (en) | 2020-10-29 |
US11476813B2 (en) | 2022-10-18 |
WO2019152326A1 (en) | 2019-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11984855B2 (en) | Source switched split LNA | |
US11705873B2 (en) | Drain sharing split LNA | |
US11152907B2 (en) | Optimized multi gain LNA enabling low current and high linearity including highly linear active bypass | |
US11239801B2 (en) | Drain switched split amplifier with capacitor switching for noise figure and isolation improvement in split mode | |
US11336243B2 (en) | RFFE LNA topology supporting both noncontiguous intraband carrier aggregation and interband carrier aggregation | |
US12052003B2 (en) | Source switch split LNA design with thin cascodes and high supply voltage | |
US20230163732A1 (en) | Balanced amplifier arrangement for power control and improved deep back-off efficiency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: PSEMI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SANNER, MILES;AYRANCI, EMRE;SIGNING DATES FROM 20180213 TO 20180221;REEL/FRAME:045686/0799 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |