US20190189185A1 - Apparatuses and methods for subrow addressing - Google Patents
Apparatuses and methods for subrow addressing Download PDFInfo
- Publication number
- US20190189185A1 US20190189185A1 US15/846,410 US201715846410A US2019189185A1 US 20190189185 A1 US20190189185 A1 US 20190189185A1 US 201715846410 A US201715846410 A US 201715846410A US 2019189185 A1 US2019189185 A1 US 2019189185A1
- Authority
- US
- United States
- Prior art keywords
- subrow
- subrows
- row
- activation
- driver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1009—Data masking during input/output
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
Definitions
- the present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses and methods for subrow addressing.
- Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic systems. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data (e.g., host data, error data, etc.) and includes random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), and thyristor random access memory (TRAM), among others.
- RAM random access memory
- DRAM dynamic random access memory
- SRAM static random access memory
- SDRAM synchronous dynamic random access memory
- TAM thyristor random access memory
- Non -volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, and resistance variable memory such as phase change random access memory (PCRAM), resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), such as spin torque transfer random access memory (STT RAM), among others.
- PCRAM phase change random access memory
- RRAM resistive random access memory
- MRAM magnetoresistive random access memory
- STT RAM spin torque transfer random access memory
- a processor can include a number of functional units such as arithmetic logic unit (ALU) circuitry, floating point unit (FPU) circuitry, and a combinatorial logic block, for example, which can be used to execute instructions by performing logical operations such as AND, OR, NOT, NAND, NOR, and XOR, and invert (e.g., inversion) logical operations on data (e.g., one or more operands).
- ALU arithmetic logic unit
- FPU floating point unit
- a combinatorial logic block for example, which can be used to execute instructions by performing logical operations such as AND, OR, NOT, NAND, NOR, and XOR, and invert (e.g., inversion) logical operations on data (e.g., one or more operands).
- functional unit circuitry may be used to perform arithmetic operations such as addition, subtraction, multiplication, and division on operands via a number of operations.
- addressing protocols may activate a complete row of memory cells
- FIG. 1 is a block diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure.
- FIG. 2 is a block diagram of an apparatus in the form of a computing system including a memory device in accordance with a number of embodiments of the present disclosure.
- FIG. 3 is a block diagram of a bank section of a portion of a memory device in accordance with a number of embodiments of the present disclosure.
- FIG. 4 is a schematic diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure.
- FIG. 5 is a schematic diagram of a portion of a memory device in accordance with a number of embodiments of the present disclosure.
- FIG. 6 is a flow chart for subrow addressing in accordance with a number of embodiments of the present disclosure.
- the present disclosure includes systems, apparatuses, and methods related to subrow addressing in a row of a memory array.
- Independent subrow addressing in accordance with embodiments described herein may provide various benefits, such as reducing energy consumption compared to previous approaches to array operation.
- a number of embodiments may enable energy consumed by performance of an operation on a particular subset of data values stored by the row to more closely correspond to the size of the particular subset of data values relative to energy consumed by addressing and activating the complete row.
- one such apparatus includes a plurality of subrows within a row of memory cells and a controller configured to selectably address and manage an activation state of each subrow of the plurality of subrows.
- the apparatus further includes subrow driver circuitry coupled to the controller.
- the subrow driver circuitry is configured to maintain one or more subrows of the plurality in the activation state based at least in part on signaling from the controller.
- Implementations of address circuitry for a memory device may be configured to activate a complete row of memory cells at a time (e.g., per write/read cycle), for instance, within a subarray including a plurality of rows of memory cells. Such an implementation may further access the data values from all of the memory cells in the row via sensing circuity (e.g., read/latch circuitry, as described herein). A host and/or a controller for the memory device may then access the data values stored by the sensing circuitry to enable performance of an operation by a processing resource on the stored data values. However, the operation may be performed, for instance, on only a portion of the data values stored by the sensing circuitry (e.g., 128 data values from among 16,384 data values).
- Accessing all the memory cells and storing all of the data values from the complete row, regardless of the amount of data to which the operation is directed, may result in various drawbacks. For instance, at least half of the energy (e.g., electrical power) used by a memory device may result from performance of accessing all the memory cells and storing all of the data values from complete rows to enable performance of operations thereon.
- energy e.g., electrical power
- one or more subrows may be specifically addressed at positions within the row that include the data values upon which the operation is intended to be performed.
- the subrows described herein are intended to mean separate portions, which may be sequential, that each includes different memory cells of the complete row.
- These subrows may be specifically addressed by inhibiting activation of a number of other subrows at particular positions in the row at which data values are stored that are not to be utilized in performance of the operation. Inhibiting activation of a number of subrows may notably reduce energy consumption by the memory device.
- addressing and activating only one 1K subrow to access the data values stored therein may reduce the energy consumption to one sixteenth ( 1/16) of that potentially used for addressing and activation of all 16 of the 1K subrows in combination with storage by the sensing circuitry of data values accessed therefrom.
- a number of embodiments of the present disclosure may provide various benefits (e.g., a technical advantage) by, for example, independent subrow addressing enabling energy consumed by performance of an operation on a particular subset of data values stored by a row to more closely correspond to the size of the particular subset of data values relative to energy consumed by addressing and activating the complete row.
- a row may include 1024, 2048, 4,096, 8192, or 16,384 memory cells, among other possibilities, and each row may include a plurality of portions that divide the memory cells into 2, 4, 8, 16, or 32 subrows, among other possibilities.
- FIG. 1 is a schematic diagram illustrating circuitry 100 for subrow addressing in accordance with a number of embodiments of the present disclosure.
- the circuitry 100 for subrow addressing illustrated in FIG. 1 includes a global row driver 101 configured to activate a complete row 107 , and all memory cells therein, when the row is addressed.
- a mask register 104 may include circuitry (e.g., latches) configured to selectably enable (e.g., direct) inactivation of a number of portions (e.g., one or more of subrows 108 - 0 , 108 - 1 , . . . , 108 -N- 1 ) of the row 107 that would otherwise be activated by the row being addressed by the global row driver 101 .
- the mask register 104 may selectably enable inactivation of a subrow at a particular position (e.g., subrow 108 - 0 ) in the row 107 by inhibiting (e.g., overriding, cancelling, etc.) a signal from the global row driver 101 to activate subrow driver circuitry (e.g., subrow drivers shown at 105 - 0 , 105 - 1 , . . . , 105 -N- 1 in FIG. 1 and subrow decoders shown at 427 - 0 and 427 - 1 in FIG. 4 ) coupled to the subrow such that the subrow remains inactive.
- subrow driver circuitry e.g., subrow drivers shown at 105 - 0 , 105 - 1 , . . . , 105 -N- 1 in FIG. 1 and subrow decoders shown at 427 - 0 and 427 - 1 in FIG. 4
- subrow driver circuitry that each include a subrow driver and a subrow decoder are shown at 105 - 0 , 105 - 1 , . . . , 105 -N- 1 in FIG. 1 as being labeled “subrow driver” for the sake of brevity.
- a plurality of subrows in a particular row may, in a number of embodiments, each have their activation inhibited by entries corresponding to the particular subrows being latched (e.g., stored) by the mask register 104 .
- Such entries may be selected by a host (e.g., as shown at 211 and described in connection with FIG. 2 ) and/or a user (not shown).
- the plurality of selected subrows may be adjacent to each other and/or may be separated throughout a particular row (e.g., dependent upon which data values are intended for use in performing an operation). For example, the data values stored in subrows 1, 3, and 9 of a particular row may be selected for use in performance of an operation by latching entries in the mask register 104 to direct that subrows 2, 4-8, and 10-16, in some embodiments, remain inactive.
- the boxes illustrated at 108 - 0 , 108 - 1 , . . . , 108 -N- 1 in FIG. 1 may, in a number of embodiments, each represent a different subrow (e.g., 1K memory cells) and reference number 107 may represent a single complete row (e.g., 16K memory cells with 16 subrows).
- the boxes 108 in FIG. 1 may, in a number of embodiments, each represent a different portion (e.g., mat) of a subarray of memory cells and reference number 107 may represent a single complete subarray (e.g., as shown at each of 325 - 0 , 325 - 1 , . . .
- Different mats may each include a plurality of subrows. Each mat may include one or more subrows that may be vertically aligned in each separate row (e.g., as shown at 308 - 0 , 308 - 1 , . . . , 308 -N- 1 and/or 408 - 0 and 408 - 1 and described in connection with FIGS. 3 and 4 , respectively).
- a subarray e.g., of a plurality of subarrays
- a mat of the subarray may be formed, in a number of embodiments, to include 64, 128, or 256 separate rows.
- Each row in a subarray, or in a combination of the mats may include, for example, 16K memory cells separated into 16 subrows.
- a read/latch stripe 124 shown in FIG. 1 may represent a stripe of sensing circuitry (e.g., a group of sense amplifiers) configured to store (e.g., latch) data values of accessed memory cells of a particular row.
- the read/latch stripe 124 also may be referred to as a portion, or area, of circuitry 100 .
- the sensing circuitry of the read/latch stripe 124 may include a plurality of sense amplifiers (e.g., as shown at 506 and described in connection with FIG. 5 ) coupled to a respective plurality of columns (e.g., as shown at 322 and described in connection with FIG. 3 ).
- the subrow at the particular position (e.g., subrow 108 - 0 ) remaining inactive may prevent access to a plurality of memory cells of the subrow by the sense amplifiers corresponding to the plurality of memory cells.
- the subrow at the particular position (e.g., subrow 108 - 0 ) remaining inactive may prevent access to a plurality of memory cells of the subrow by the sense amplifiers corresponding to the plurality of memory cells.
- To prevent access by the sense amplifiers may, as a consequence, prevent storage of a number of data values by a plurality of sense amplifiers corresponding to the plurality of memory cells.
- the mask register 104 may be coupled to the global row driver 101 to detect that the global row driver 101 has selected a particular row for activation. Responsive to the mask register 104 detecting that a particular row, and all the memory cells therein, may be activated, the mask register 104 may refer to (e.g., read) latched entries corresponding to the particular row being selected and inhibit activation of a number of subrow drivers 105 for subrows 108 corresponding to the latched entries (e.g., corresponding to particular subrow addresses).
- Activation of the particular subrow may be inhibited via deselect signals (e.g., as described further in connection with FIG. 4 ) consistent with latched entries in the mask register 104 being sent by a controller 140 coupled to respective subrow drivers 105 .
- deselect signals e.g., as described further in connection with FIG. 4
- FIG. 2 is a block diagram of an apparatus in the form of a computing system 210 including a memory device 220 in accordance with a number of embodiments of the present disclosure.
- the system 210 may be a laptop computer, tablet computer, personal computer, digital camera, digital recording and playback device, mobile telephone, personal digital assistant (PDA), memory card reader, interface hub, sensor, or Internet-of-Things (IoT) enabled device, among other systems.
- PDA personal digital assistant
- IoT Internet-of-Things
- a memory device 220 , controller 240 , subrow driver circuitry 205 , memory array 230 , read/latch circuitry 250 including sense amplifiers (e.g., sense amplifier 506 as shown in and described in connection with FIG.
- the memory device 220 , controller 240 , memory array 230 , etc. may form a bank 221 of the system 210 that includes a plurality of subarrays of memory cells (e.g., as shown at 325 - 0 , 325 - 1 , . . . , 325 -N- 1 and described in connection with FIG. 3 ).
- the circuitry 100 for subrow addressing illustrated in FIG. 1 is intended to represent an embodiment of interaction between coupled circuit elements and is not necessarily intended to show positioning and/or arrangement of one circuit element relative to another circuit element.
- the mask register 204 may be physically associated with and/or part of (e.g., coupled to) the controller 240 (e.g., to enable selectable and changeable storage of latched entries therein), along with being coupled to the subrow driver circuitry 205 (e.g., including the subrow drivers and/or subrow decoders).
- the global row driver 201 may, in a number of embodiments, be coupled to the address circuitry 242 , along with being coupled to the mask register 204 and/or the subrow driver circuitry 205 .
- the subrow driver circuitry described herein may be formed as a multiplexer configured to selectably control activation of the different subrows in a row and/or a subarray.
- the row and/or the subarray may be formed without subrow drivers and subrow decoders positioned between the subrows.
- various embodiments may allow a computing system 210 to allocate a number of locations (e.g., subarrays) in a bank to store (e.g., hold) data.
- a number of locations e.g., subarrays
- An embodiment of a bank and/or a section of a bank that may include a plurality of subarrays is shown at 221 and 323 and described in connection with FIGS. 2 and 3 , respectively, although other configurations are within the scope of the present disclosure.
- a host e.g., as shown at 211
- a controller e.g., as shown at 240
- a host may perform address resolution on an entire block of instructions (e.g., commands associated with executing a program) and data and may direct (e.g., control) allocation and storage of data and commands into allocated locations (e.g., subarrays, portions of subarrays, and/or subrow driver circuitry for subrows) within a bank and/or to an external destination.
- allocated locations e.g., subarrays, portions of subarrays, and/or subrow driver circuitry for subrows
- a row (e.g., as shown at 107 in FIG. 1 and at 319 in FIG. 3 ) of virtual address space in a memory device may have a bit length of 16K bits (e.g., corresponding to 16,384 memory cells or complementary pairs of memory cells in a DRAM configuration).
- Read/latch circuitry e.g., as shown as a number of stripes at 124 and 324 in FIGS. 1 and 3 , respectively, and at 250 in FIG. 2
- 16K bit row may include a corresponding 16K sense amplifiers and associated circuitry (e.g., as shown at 506 in FIG.
- a sense amplifier in the memory device may operate as a cache for a single data value (bit) from the row of memory cells sensed by the read/latch circuitry 250 (e.g., sensed by and/or stored in the sense amplifier).
- a number of embodiments of the present disclosure include read/latch circuitry (e.g., sense amplifiers 506 and associated circuitry), which may be formed on pitch with sense lines of an array of memory cells.
- the read/latch circuitry and other data storage components described herein are capable of performing data sensing and/or storage (e.g., caching, latching, buffering etc.) of data local to the array of memory cells.
- program instructions involving a memory device having the subrow addressing capabilities described herein may distribute implementation of the commands (e.g., signals) and data over multiple read/latch and subrow addressing circuitries that may implement operations and may move and store the commands and data within the memory array (e.g., without having to transfer such back and forth over a bus between a host and the memory device).
- commands e.g., signals
- subrow addressing capabilities described herein may be accessed and used in less time, along with using less power.
- a time and power advantage may be realized by increasing the speed, rate, and/or efficiency of data being accessed only from a number subrows and stored in read/latch circuitry (e.g., sensing circuitry) in order to enable data processing for requested memory operations (e.g., reads, writes, logical operations, etc.) to be performed only on data values from subrows in which data values intended for use in the operations are stored.
- read/latch circuitry e.g., sensing circuitry
- the system 210 may include host 211 coupled to memory device 220 , which includes the memory array 230 and the controller 240 , among the various circuitry for subrow addressing, as shown and described herein.
- Host 211 may be responsible for execution of an operating system (OS) and/or various applications that may be loaded thereto (e.g., from memory device 220 via controller 240 ).
- OS operating system
- applications may be loaded thereto (e.g., from memory device 220 via controller 240 ).
- Host 211 may include a system motherboard and backplane and may include a number of processing resources (e.g., one or more processors 272 , microprocessors, or some other type of controlling circuitry) capable of accessing the memory device 220 (e.g., via controller 240 ) to perform operations on data values moved from the memory device 220 (e.g., using subrow addressing signals provided via controller 240 ).
- Controller 240 also may, in a number of embodiments, include a number of processing resources for performance of processing operations.
- the system 210 that may include separate integrated circuits or both the host 211 and the memory device 220 may be on the same integrated circuit.
- the system 210 may, for instance, be a server system and a high performance computing (HPC) system or a portion thereof.
- HPC high performance computing
- FIG. 2 illustrates a system having a Von Neumann architecture
- embodiments of the present disclosure may be implemented in non-Von Neumann architectures, which may not include one or more components (e.g., CPU, ALU, etc.) often associated with a Von Neumann architecture.
- the controller 240 may include control circuitry, in the form of hardware, firmware, or software, or combinations thereof.
- the controller 240 may include a state machine, a sequencer, and/or some other types of control circuitry, which may be implemented in the form of an application specific integrated circuit (ASIC) coupled to a printed circuit board.
- ASIC application specific integrated circuit
- the controller 240 may be co-located with the host 211 (e.g., in a system-on-chip (SOC) configuration).
- SOC system-on-chip
- the array 230 may be a DRAM array, SRAM array, STT RAM array, PCRAM array, TRAM array, RRAM array, FeRAM array, phase-change memory array, 3D XPointTM array, NAND flash array, and/or NOR flash array, for instance.
- the array 230 may include memory cells arranged in rows (e.g., in a plurality of subarrays) coupled by access lines (which may be referred to herein as word lines or select lines) and columns coupled by sense lines (which may be referred to herein as data lines or digit lines). Although a single bank 221 and a single memory array 230 are shown in FIG.
- memory device 220 may represent a plurality of banks 221 that each may include a plurality of memory arrays 230 (e.g., memory arrays included in a number of banks of DRAM cells, NAND flash cells, etc.) in addition to a plurality subarrays, as described herein. Accordingly, descriptions in the present disclosure may be made with regard to DRAM architectures by way of example and/or clarity. However, unless explicitly stated otherwise, the scope of the present disclosure and claims is not limited to DRAM architectures.
- the memory device 220 may include address circuitry 242 to latch address signals provided over a data bus 256 (e.g., an I/O bus from host 211 ) by I/O circuitry 244 (e.g., provided to external ALU circuitry and to DRAM DQs via local I/O lines and global I/O lines). Status and exception information may be provided from the controller 240 of the memory device 220 to a channel controller 243 , for example, through a control bus 254 , which in turn may be provided from the channel controller 243 to host 211 .
- a data bus 256 e.g., an I/O bus from host 211
- I/O circuitry 244 e.g., provided to external ALU circuitry and to DRAM DQs via local I/O lines and global I/O lines.
- Status and exception information may be provided from the controller 240 of the memory device 220 to a channel controller 243 , for example, through a control bus 254 , which in turn may be provided from the channel
- Address signals may be received (e.g., from channel controller 243 or another host component) through address circuitry 242 and may be decoded (e.g., via a subarray decoder and/or a row decoder in the address circuitry 242 ) and/or a column decoder 249 coupled to the read latch circuitry 250 to access the memory array 130 .
- a global row driver 201 configured to activate a complete row (e.g., as shown at 107 in FIG. 1 ), and all memory cells therein, when the row is addressed may be coupled to the address circuitry 242 and the memory array 230 (e.g., selectably coupled to the rows of memory cells therein via the subrow driver circuitry).
- Data may be sensed (read) from memory array 230 by sensing voltage and/or current changes on sense lines (digit lines) using sensing circuitry (e.g., shown as read/latch circuitry 250 in FIG. 2 ).
- the read/latch circuitry 250 may include a number of sense amplifiers, as described herein, to read and latch a page (e.g., a row or a subrow, as described herein) of data from the memory array 230 .
- Additional circuitry may be part of, or coupled to, the address circuitry 242 , the column decoder 249 , the subrow driver circuitry 205 (e.g., subrow drivers and/or subrow decoders), and/or the read/latch circuitry 250 .
- the I/O circuitry 244 may include data I/O pins to be used for bi-directional data communication with host 211 over the data bus 256 (e.g., a 64 bit wide data bus).
- the data bus 256 may be coupled to DRAM DQs, as shown in FIG. 3 .
- Write circuitry 248 may be used to write data to the memory array 230 .
- the controller 240 may decode signals (e.g., commands) provided by control bus 254 from host 211 .
- the controller 240 may control operations by issuing signals determined from the decoded commands from host 211 . These signals may include chip enable signals, write enable signals, address signals (e.g., subarray address signals, row address signals, and/or subrow address signals), and/or mode signals that may be used to control operations performed on the memory array 230 , including data sense, data store, subarray addressing, row addressing, subrow addressing, data move, data write, and data erase operations, among other operations.
- the controller 240 may be responsible for executing instructions from host 211 and accessing the memory array 230 .
- the controller 240 may, in various embodiments, include a mode register 238 configured to enable selection between all of the plurality of memory cells being activated in a row being addressed (e.g., responsive to signals from the global row driver 201 ) and activation of selected subrows of the plurality of memory cells in the row being addressed (e.g., responsive to latched subrow entries in the mask register 204 ).
- all of the memory cells being activated in the row being addressed may be a default mode selection. Selection between the modes in the mode register 238 may be performed responsive to mode signals provided by host 211 though control bus 254 .
- the controller 240 may direct that signals be sent via the global row driver 201 to all the subrow drivers of the row (e.g., subrow drivers 105 - 0 , 105 - 2 , . . . , 105 -N- 1 ) to activate all of the corresponding subrows (e.g., subrows 108 - 1 , 108 - 2 , . . . , 108 -N- 1 corresponding to row 107 in FIG. 1 ).
- Such a default mode may be overcome by selecting the mode for activation of selected subrows in the row consistent with the latched subrow entries in the mask register 204 .
- the controller 240 may send signals corresponding to the latched subrow entries to inhibit particular subrow drivers of the row from being activated. Inhibiting or preventing a particular subrow driver from being activated may be performed by overriding and/or cancelling a signal from the global row driver 201 and/or by disabling the particular subrow driver from being activated (e.g., by deselecting a gate for activation of the subrow driver, as described further in connection with FIG. 4 ). Inhibiting activation of particular subrow drivers may prevent corresponding subrows from being activated and data values being accessed therefrom. The data values from the subrows that are activated may thereby include the data values that are selected for processing in the operation to be performed thereon.
- a memory device may include a plurality of subrows within a row of memory cells (e.g., as shown at 108 and 107 , respectively, and described in connection with FIG. 1 ) and a controller (e.g., as shown at 240 and described in connection with FIG. 2 ) configured to selectably address and manage an activation state of each subrow of the plurality of subrows.
- the memory device 220 may further include subrow driver circuitry (e.g., as described in connection with subrow drivers 105 in FIG. 1 , subrow decoders 427 in FIG. 4 , subrow driver circuitry 205 in FIG.
- the subrow driver circuitry may be configured to maintain one or more subrows of the plurality (e.g., one or more of subrows 108 - 0 , 108 - 1 , . . . , 108 -N- 1 ) in the activation state based at least in part on signaling from the controller 240 .
- the activation state of a subrow may include the subrow being in an active state or in an inactive state.
- the active state is intended to at least mean the subrow, and the memory cells therein, being accessible by the sensing circuitry (e.g., shown as read/latch circuitry 250 in FIG. 2 and/or the sense amplifiers shown at 506 in FIG. 5 ).
- the inactive state is intended to at least mean the subrow, and the memory cells therein, being inaccessible by the sensing circuitry.
- the controller 240 may be configured to selectably address and to direct that a subrow at a particular position in the row (e.g., at the position of any one or more of subrows 108 - 0 , 108 - 1 , . . . , 108 -N- 1 in row 107 ) remains inactive.
- To selectably address may, in a number of embodiments, be to use a row address corresponding to a particular row of a plurality of rows and the subrow at the particular position in the row may be directed to remain inactive via an indicator of the subrow (e.g., included in and/or accompanying the row address) including a signal to direct that the subrow remain inactive (e.g., as opposed to another signal to direct that the subrow be activated).
- the controller may be coupled to the subrow driver circuitry 105 , 205 configured to inhibit activation of the subrow at the particular position.
- a mask register (e.g., as shown at 104 and 204 and described in connection with FIGS. 1 and 2 , respectively) may be configured to enable management of the activation state of the plurality of subrows.
- the controller 240 may be further configured to manage the activation state of the plurality of subrows (e.g., by a number of addresses, indicators, and/or signal sent from the controller 240 ) based at least in part on enablement by the mask register 204 .
- the mask register 204 may be configured to enable selection from among the plurality of subrows to remain inactive and the controller may be configured to direct that a subrow selected via the mask register remains inactive.
- a global row driver (e.g., as shown at 101 and 201 and described in connection with FIGS. 1 and 2 , respectively) may be configured to maintain, in a first activation state (e.g., active), a first subrow of the plurality via a first subrow driver and maintain, in the first activation state, a second subrow of the plurality via a second subrow driver.
- the global row driver 201 may be configured to direct activation of the subrow at the particular position via a first subrow driver and activation of the subrow at a different position via a second subrow driver.
- the global row driver 201 may direct that all of subrows 108 - 0 , 108 - 1 , . . . , 108 -N- 1 be activated via corresponding and coupled subrow drivers 105 - 0 , 105 - 1 , . . . , 105 -N- 1 of the subrow driver circuitry.
- the mask register 204 may be configured to selectably latch a number of selections (e.g., provided by host 211 and/or a user) from among the plurality of subrows to remain in a second activation state (e.g., inactive).
- the latched second activation state may inhibit the first activation state via the first and second subrow drivers being deselected (e.g., inactivated) responsive to the latched number of selections.
- the subrow driver circuitry 205 may include a subrow driver coupled to the one or more subrows at a particular position.
- subrow driver 105 - 1 may only be coupled to subrow 108 - 1 .
- subrow driver 105 - 1 may be coupled both to subrow 108 - 1 and subrow 108 - 0 and/or subrow 108 - 2 , among other possible combinations and/or numbers of subrows being coupled to a given subrow driver.
- Each of the subrow drivers may be configured to control activation of the one or more subrows.
- the subrow driver circuitry 205 may further include a subrow decoder (e.g., as shown at 427 and described in connection with FIG. 4 ) coupled to the one or more subrows and/or subrow drivers at the particular position.
- the subrow decoder may be configured to decode a signal from the controller based at least in part on the activation state of the one or more subrows. For example, the signal from the controller may be decoded to activate a presently inactive subrow driver in order to activate a presently inactive coupled subrow.
- the subrow decoder may be configured to decode the signal from the controller to determine whether the activation of the subrow is to be inhibited by inactivation of the subrow driver. For example, the signal from the controller may be decoded to inactivate a presently active subrow driver in order to inactivate a presently active coupled subrow.
- the subrow driver circuitry 205 may include a first subrow driver (e.g., subrow driver 105 - 0 ) coupled to one of the subrows (e.g., 108 - 0 ) at a particular position within the row 107 and a second subrow driver (e.g., any of subrow drivers 105 - 1 , 105 - 2 , . . . , 105 -N- 1 ) coupled to another one of the corresponding subrows (e.g., any of subrows 108 - 1 , 108 - 2 , . . . , 108 -N- 1 ) at a different position within the row 107 .
- the first and second subrow drivers may each be configured to inhibit activation of the corresponding subrow responsive to signaling from the controller 240 .
- the controller 240 may be configured to selectably address and direct that the subrow at the particular position (e.g., subrow 108 - 0 ) remains inactive responsive to signaling that inhibits activation of the first subrow driver (e.g., subrow driver 105 - 0 ).
- the controller 240 may be configured to selectably address and direct that the subrow at the different position (e.g., any of subrows 108 - 1 , 108 - 2 , . . . , 108 -N- 1 ) remains inactive responsive to signaling that inhibits activation of the second subrow driver (e.g., any of subrow drivers 105 - 1 , 105 - 2 , . . .
- the first and second subrow drivers are each configured to be inactivated responsive to signaling from the controller.
- the subrow driver circuitry 205 may include a plurality of subrow drivers 105 - 0 , 105 - 1 , . . . , 105 -N- 1 , and each subrow driver of the plurality may be coupled to a respective one of the plurality of subrows 108 - 1 , 108 - 2 , . . . , 108 -N- 1 .
- the plurality of subrow drivers may be positioned between a number of the plurality of subrows.
- subrow driver 105 - 0 is positioned between subrows 108 - 0 and 108 - 1
- subrow driver 105 - 1 is positioned between subrows 108 - 1 and 108 - 2
- subrow driver 105 - 2 is positioned between subrows 108 - 2 and 108 -N- 1
- subrow decoder 105 -N- 1 may be the last subrow decoder and, thus, may not be between two subrows.
- the plurality of subrows described herein may each include a predetermined number of memory cells, which may be the same in each of the subrows or may vary between different subrows, in a number of embodiments.
- FIG. 3 is a block diagram of a bank section 323 of a portion of a memory device 220 in accordance with a number of embodiments of the present disclosure.
- bank section 323 may represent one of a plurality of bank sections corresponding to a bank 221 of a memory device.
- a bank architecture may include a plurality of columns (e.g., “X” columns 322 as shown in FIG. 3 ).
- the bank section 323 may be divided into a plurality of subarrays 325 - 0 (SUBARRAY 0 ), 325 - 1 (SUBARRAY 1 ), . . .
- each of the subarrays 325 - 0 , 325 - 1 , . . . , 325 -N- 1 has a read/latch stripe associated therewith (e.g., 324 - 0 , 324 - 1 , . . . , 324 -N- 1 , respectively).
- the bank 221 or bank section 323 may include 64 subarrays, 128 subarrays, 256 subarrays, 512 subarrays, among various other possible numbers of subarrays. However, embodiments are not so limited, such that some embodiments of a bank may have a different number of subarrays than just presented. In a number of embodiments, the subarrays may have the same number of rows in each subarray (e.g., 256 rows, 512 rows, 1024 rows, 2048 rows, among various other possible numbers of rows). However, embodiments are not so limited, such that at least some of a plurality of subarrays within the bank or bank section may have different numbers of rows.
- Each column 322 is configured to be coupled to read/latch circuitry 250 (e.g., as further described in connection with FIG. 5 ).
- each column in a subarray may be coupled individually to a sense amplifier that contributes to a set of sense amplifiers (e.g., a read/latch stripe) for that subarray.
- the bank architecture may include read/latch stripe 0 , read/latch stripe 1 , . . . , read/latch stripe N- 1 (e.g., shown at 124 - 0 , 124 - 1 , . . .
- the sense amplifiers (e.g., as shown at 506 and described in connection with FIG. 5 ) may be coupled to each column 322 in the subarrays 325 - 0 , 325 - 1 , . . . , 325 -N- 1 .
- Each of the of the subarrays 325 - 0 , 325 - 1 , . . . , 325 -N- 1 may include a respective plurality of rows (e.g., a respective group of “Y” rows 319 ) within a memory array (e.g., as shown at 230 and 530 and described in connection with FIGS. 2 and 5 , respectively).
- a plurality of subrows 308 - 0 , 308 - 1 , . . . , 308 -N- 1 may be formed within each of the plurality of rows 319 .
- each subrow of the plurality or rows may include a same quantity of memory cells.
- a plurality of subrow drivers 305 - 0 , 305 - 1 , . . . , 305 -N- 1 may correspond to respective ones of the plurality of subrows.
- subrow driver 305 - 0 may be coupled to subrow 308 - 0 in one row of rows 319 and subrow driver 305 - 1 may be coupled to subrow 308 - 1 in the same row of rows 319 , etc.
- subrow driver 305 - 0 may be coupled to subrow 308 - 0 in more than one row of rows 319 (e.g., in all rows of subarray 325 - 0 or in all rows of subarrays 325 - 0 , 325 - 1 , . . . , 325 -N- 1 ).
- subrow drivers 305 - 1 , 305 - 2 , . . , 305 -N- 1 may be coupled to corresponding subrows 308 - 1 , 308 - 2 , . . . , 308 -N- 1 in more than one row of rows 319 .
- a number of the plurality of subrow drivers 305 may be positioned between subrows 308 of each of a plurality of rows 319 . Each subrow driver 305 may be coupled to one subrow 308 of the plurality of subrows in each of the plurality of rows 319 .
- a predetermined number of memory cells e.g., 128, 256, 512, 1024, or 2048 memory cells may separate the number of the subrow drivers for each of the plurality of subrows.
- Controller 340 shown in FIG. 3 may represent and/or include at least the functionality of the controller shown at 240 and described in connection with FIG. 2 .
- the controller 340 may be coupled to a mask register 304 and/or a mode register 340 that may each be configured to function consistent with the corresponding mask register 204 and/or a mode register 240 described in connection with FIG. 2 .
- the mask register 304 and/or mode register 340 may each be configured to interact with (e.g., control) subrow drivers (e.g., 305 - 0 , 305 - 1 , . . .
- subrow decoders e.g., as shown at 427 and described in connection with FIG. 4
- subrow decoders e.g., as shown at 427 and described in connection with FIG. 4
- subrow decoders e.g., as shown at 427 and described in connection with FIG. 4
- subrows e.g., 308 - 0 , 308 - 1 , . . . , 308 -N- 1
- subarrays e.g., 325 - 0 , 325 - 1 , . . . , 325 -N- 1 ).
- the controller 340 may be configured to provide a row activation signal to the row (e.g., via global row driver 201 ) and inhibit activation of a selected one of the plurality subrows 308 responsive to the row activation signal via a signal received by a subrow driver 305 corresponding to the selected one of the plurality of subrows.
- the controller may address a subrow driver coupled to a subrow at a particular position using a signal for selective activation (e.g., activation or inactivation) of the subrow driver.
- a subrow decoder e.g., coupled to the addressed subrow driver as part of the subrow driver circuitry 205 ) may be configured to decode the signal to select or deselect a gate for activation of the subrow driver.
- decoding the signal and selecting the gate may result in activation of the coupled subrow driver, whereas decoding the signal and deselecting the gate may result in inactivation of the coupled subrow driver (e.g., as described further in connection with FIG. 4 ).
- the controller 340 may be configured to selectably address a particular row and direct that a subrow at a particular position in the row remains inactive.
- a mask register (e.g., as shown at 104 , 204 , and 304 and described in connection with FIGS. 1, 2 and 3 , respectively) may be configured to enable selection of one subrow and/or a plurality of the subrows (e.g., depending on which row is being addressed) to remain inactive.
- the mask register may be configured to enable inhibition of activation of selected subrows of memory cells in a row being addressed and provide a row address that includes an indication of which subrow driver for a particular subrow in the particular row is deselected for activation.
- the mask register may be configured to enable inhibition of activation of a plurality of subrows in a particular row.
- the mask register may be configured to enable inhibition of activation of the plurality of subrows while at least one subrow in the particular row is activated.
- the mask register may be configured to enable inhibition of activation of different subrows in each of the plurality of rows.
- the controller 340 may be configured to direct (e.g., via a signal) that one or more subrows selected via the mask register remain inactive.
- the mask register may be configured to inhibit performance of a refresh operation (e.g., in a DRAM configuration) on the subrow at the particular position responsive to the subrow remaining inactive and promote performance of a refresh operation on a subrow at a different position responsive to the subrow being activated.
- a memory device may be operated by receiving a first signal (e.g., from controller 340 as enabled by mask register 304 and/or mode register 338 ) by a first subrow driver (e.g., 305 - 0 ) coupled to a first subrow (e.g., 308 - 0 ) of a plurality of subrows within a row (e.g., one row selected from rows 319 ).
- a first subrow driver e.g., 305 - 0
- Activation of the first subrow driver 305 - 0 may thus be deselected to inhibit activation of the first subrow 308 - 0 in response to receiving the first signal (e.g., as described further in connection with FIG.
- a second signal may be received (e.g., from controller 340 via global row driver 201 ) by a second subrow driver (e.g., one or more of 305 - 1 , 306 - 2 , . . . , 305 -N- 1 ) coupled to a second subrow (e.g., one or more of 308 - 1 , 308 - 2 , . . . , 308 -N- 1 ) of the plurality of subrows.
- Activation of the second subrow driver may thus be selected to activate the second subrow in response to receiving the second signal.
- Access to a plurality of memory cells of the first subrow by sense amplifiers coupled to the plurality of memory cells may be prevented responsive to inhibiting activation of the first subrow.
- Storage, by the sense amplifiers, of data values corresponding to the plurality of memory cells may be prevented by preventing access to the memory cells.
- access to the number of subrows, and the plurality of memory cells therein may be prevented and storage of a number of data values corresponding to the number of subrows, and the plurality of memory cells therein, also may be prevented.
- an amount of energy used by (e.g., electrical power to enable operation of) the memory device may be reduced.
- the reduced amount of energy that is used may correspond to the number of subrows being inhibited from activation relative to energy used for activation of all of the plurality of subrows within the row in a different operating mode of the memory device (e.g., the default mode, as described herein).
- All of the subrows being activated within a row that is addressed is consistent with implementations conforming to standards and protocols (e.g., JEDEC, DDR3, DDR4, etc.) that activate a complete row of memory cells at a time.
- activating all of the subrows, accessing all of the subrows, and storing all of the data values accessed therefrom may use an amount of energy that may be reduced (e.g., is unnecessary) for access to, and performance of operations on, data values stored only in a subset of the subrows in the row.
- the independent subrow addressing described herein may provide a technical advantage by enabling energy consumed by performance of an operation on a particular subset of data values stored by a number of subrows of a row to more closely correspond to the size of the particular subset of data values.
- each subrow driver 105 - 0 , 105 - 1 , . . . , 105 -N- 1 shown in FIG. 1 may have a single connection (e.g., be individually coupled to) a corresponding subrow 108 - 0 , 108 - 1 , . . . , 108 -N- 1 , embodiments of such coupling are not so limited.
- the subrow driver circuitry 305 - 0 , 305 - 1 , . . . , 305 -N- 1 shown in FIG. 3 may correspond to the subrow driver circuitry 105 - 0 , 105 - 1 , . . .
- 305 -N- 1 may be circuitry that extends across a subarray (e.g., in subarray 325 - 0 , in the direction of the columns 322 perpendicular to each of the rows 319 therein) such that each subrow driver (e.g., 305 - 0 ) may have a plurality of connections so as to be individually coupled to the subrows (e.g., 308 - 0 ) in each of the rows 319 .
- FIG. 3 shows a number of columns 322 that include a corresponding number of memory cells (e.g., the memory cells of memory array 530 illustrated in FIG. 5 ) for each subrow 308 - 0 , 308 - 1 , . . . , 308 -N- 1 of each row 319 .
- the number of columns and/or memory cells in each subrow 308 separated by and coupled to corresponding subrow driver circuitry (e.g., subrow drivers and/or subrow decoders 305 - 0 , 305 - 1 , . . .
- FIG. 3 is shown in FIG. 3 to be ten (10) by way of example and not limitation.
- some of the subrows may include a different number of columns and/or memory cells than other subrows.
- the subrows of subarray 325 - 0 may be configured to include a different number of columns and/or memory cells than the subrows of one or more of subarrays 325 - 1 , 325 - 2 , . . .
- the spacing and/or coupling of the sensing circuitry (e.g., sense amplifiers as shown at 506 in FIG. 5 ) in the read/latch stripes 324 - 0 , 324 - 0 , . . . , 324 -N- 1 may be adjusted for each corresponding subarray 325 - 0 , 325 - 1 , . . . , 325 -N- 1 as suitable for the number of columns and/or memory cells in each subrow being separated and/or coupled to the corresponding subrow driver circuitry 305 .
- the controller 340 may be configured, as shown at 341 , to provide data to (e.g., as received from host 211 ) the bank 221 , section of the bank 323 , rows 319 , and/or subrows 308 and/or to retrieve and/or access data therefrom.
- the section of the bank 323 illustrated in FIG. 3 shows data bus 356 to DRAM DQs of host 211 coupled to the controller 340 and/or the I/O circuitry 244 of the memory device 220 .
- FIG. 4 is a schematic diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure.
- the circuitry for subrow addressing may, in a number of embodiments, include a global row driver 401 (e.g., as shown at 101 and 201 and described in connection with FIGS. 1 and 2 , respectively).
- the global row driver 401 may selectably send an activation signal via a global row line 426 connected to (e.g., coupled to) a row and to each of the subrows in the row, the activation signal to each of the subrows capable of being inhibited (e.g., overridden, canceled), as described herein.
- each global row line 426 may be potentially coupled to each of the subrows (e.g., subrows 408 - 0 , 408 - 1 , etc.) that contribute to formation of a row.
- the subrows e.g., subrows 408 - 0 , 408 - 1 , etc.
- there may, for example, be 64, 128, 256, 512, or 1024 subrows vertically positioned (one above and/or below the other) in each of a number of mats (e.g., of a subarray having 16 mats).
- the global row driver 401 may, in some embodiments, be coupled to a number of global row lines 426 that are individually coupled to every row/subrow to activate one row/subrow at a time.
- Each global row line 426 may be configured to carry an activation signal (e.g., having a value of 1 in binary) sent from the global row driver 401 to a selected row and the subrow driver (e.g., as shown at 405 - 0 , 405 - 1 , etc.) of the selected subrow.
- the activation signal may be sent, for example, to a number of gates 428 (e.g., logic gates configured to perform a Boolean AND function based upon input of two binary values) in the subrow drivers 405 - 0 , 405 - 1 corresponding (e.g., coupled to) each of the respective subrows 408 - 0 , 408 - 1 .
- gates 428 e.g., logic gates configured to perform a Boolean AND function based upon input of two binary values
- subrow decoder 427 coupled to each subrow driver 405 .
- the coupled subrow decoder 427 and subrow driver 405 contribute to, or may be, the subrow driver circuitry shown at 205 and described in connection with FIG. 2 .
- subrow decoder 427 - 0 may be coupled to subrow driver 405 - 0
- subrow decoder 427 - 1 may be coupled to subrow driver 405 - 1 , etc.
- Each subrow decoder 427 may be coupled to the corresponding subrow driver 405 to provide a signal to the gate 428 (e.g., the logic gate) to selectably disable, consistent with the entries corresponding to particular subrow addresses that are stored in the mask register (e.g., as shown at 304 and described in connection with FIG. 3 and elsewhere herein), activation of the one or more subrows 408 of the row potentially activated via the activation signal from the global row driver 401 .
- the gate 428 e.g., the logic gate
- each subrow decoder 427 for each subrow driver 405 may be configured to allow selection of any of the subrows that would be potentially activated via the signal from the global row driver 401 . The selection may be made consistent with the entries stored in the mask register 304 .
- the gate 428 e.g., the AND logic gate
- a signal may be sent to the subrow driver 405 to selectably disable activation of (e.g., deselect) a particular subrow that would be activated via the activation signal from the global row driver 401 .
- an activation signal with a binary value of 1 may be sent from the global row driver 401 to the AND logic gate and a signal (e.g., a first signal with a binary value of 1) may be sent from the subrow decoder 427 as a second input to the AND logic gate to deselect activation of a particular subrow 408 of the row potentially activated via the activation signal from the global row driver 401 .
- a signal e.g., a first signal with a binary value of 1
- a signal (e.g., a second signal with a binary value of 0) may be sent from the subrow decoder 427 as a second input to the AND logic gate in order to select activation of the particular subrow 408 of the row in combination with the activation signal from the global row driver 401 .
- a signal may not be sent from the subrow decoder 427 as a second input to the AND logic gate. In such an instance, a default signal with a binary value of 0 may be input to the AND logic gate to select for activation of the particular subrow 408 of the row in combination with the activation signal from the global row driver 401 .
- each global row line 426 from the global row driver 401 may be coupled to a plurality (e.g., 2, 4, 6, 16, etc.) of rows, along with the corresponding subrows (e.g., to overcome potential crowding of and/or limited area for the global row lines 426 ).
- each global row line 426 may be coupled to a sequence of four subrows among a plurality of subrows (e.g., 512 subrows above and/or below the other) in each of 16 mats.
- An activation signal from the global row driver 401 may then potentially activate all four subrows coupled to a particular global row line 426 , via the appropriate subrow driver 405 , in each of the 16 mats.
- circuitry of the subrow decoder 427 may be configured to determine and direct the appropriately disabled activation, via the subrow driver 405 , of one or more of the potentially activated subrows (e.g., based on the entries stored in the mask register 304 ).
- FIG. 5 is a schematic diagram of a portion of a memory device in accordance with a number of embodiments of the present disclosure.
- FIG. 5 illustrates an example that includes 1T1C memory cells, in a folded DRAM configuration, that are each coupled to a sense amplifier 506 .
- embodiments are not so limited, such that some embodiments may have memory cells in a 2T2C configuration or a 3T configuration.
- the memory array 530 is an array (e.g., a DRAM array) of memory cells that may each include an access device 502 (e.g., a transistor) and a storage element 503 (e.g., a capacitor, a ferroelectric capacitor, etc.).
- the memory cells of the memory array 530 may be arranged in rows (as shown at 107 in FIG. 1 and at 319 in FIG.
- an array of memory cells may include additional columns of memory cells and/or sense lines (e.g., 4,096, 8,192, 16,384, etc.).
- a gate of a particular memory cell transistor 502 may be coupled to its corresponding access line 512 -X, 512 -Y, etc.
- a first source/drain region may be coupled to its corresponding sense line (e.g., 509 - 1 (DIGIT(n), 509 - 2 (DIGIT(n)_)
- a second source/drain region of a particular memory cell transistor may be coupled to its corresponding capacitor 503 .
- Memory cells may be coupled to different sense lines and/or access lines.
- a first source/drain region of a transistor 502 - 1 may be coupled to sense line 509 - 1
- a second source/drain region of transistor 502 - 1 may be coupled to capacitor 503 - 1
- a gate of a transistor 502 - 1 may be coupled to access line 512 -Y.
- a first source/drain region of transistor 502 - 2 may be coupled to sense line 509 - 2
- a second source/drain region of transistor 502 - 2 may be coupled to capacitor 503 - 2
- a gate of a transistor 502 - 2 may be coupled to access line 512 -X.
- the cell plate as shown in FIG.
- the cell plate may be coupled to each of capacitors 503 - 1 and 503 - 2 .
- the cell plate may be a common node to which a reference voltage (e.g., ground) may be applied in various memory array configurations.
- a reference voltage e.g., ground
- the cell plate may be coupled to a voltage source and may be energized during access operations to the memory cell.
- the transistors 502 and capacitors 503 may contribute to formation of the pairs of complementary memory cells in a single row of the memory array 530 that are coupled to the complementary sense lines (e.g., sense lines 509 - 1 and 509 - 2 ).
- the number of data values (e.g., voltages) sensed from the memory cells (e.g., in read operations) may correspond to the number of columns of memory cells and/or pairs of sense lines (e.g., 4,096, 8,192, 16,384, etc.) that intersect a row, for example, of a subarray 325 shown in and described in connection with FIG. 3 .
- the memory array 530 illustrated in FIG. 5 is coupled to sensing circuitry (e.g., shown as read/latch circuitry 250 in FIG. 2 and described in connection with read/latch stripe 124 in FIG. 1 and read/latch stripes 324 in FIG. 3 ).
- the read/latch circuitry may include the sense amplifier 506 corresponding to respective columns of memory cells (e.g., coupled to respective pairs of complementary sense lines 509 - 1 , 509 - 2 ).
- the sense amplifier 506 may be operated to determine a data value (e.g., logic state) stored in a selected memory cell.
- the sense amplifier 506 may include a cross coupled latch (not shown).
- the sense amplifier 506 may be coupled to equilibration circuitry (not shown), which may be configured to equilibrate the sense lines 509 - 1 , 509 - 2 .
- a plurality of sense amplifiers may be coupled to the respective plurality of columns (e.g., as shown at 322 and described in connection with FIG. 3 ) of a memory array 530 (e.g., via sense lines 509 - 1 , 509 - 2 ).
- a subrow at a particular position e.g., subrow 308 - 0 in one of rows 319 ) remaining inactive may prevent access to a plurality of memory cells of the subrow by sense amplifiers corresponding to the plurality of memory cells.
- To prevent access to the memory cells of the subrow may prevent storage of a number of data values by a plurality of sense amplifiers corresponding to the plurality of memory cells.
- FIG. 6 is a flow chart of an embodiment of a method 660 for subrow addressing in accordance with a number of embodiments of the present disclosure. Unless explicitly stated, elements of methods described herein are not constrained to a particular order or sequence. Additionally, a number of the method embodiments, or elements thereof, described herein may be performed at the same, or at substantially the same, point in time.
- the method 660 may include receiving a first signal by a first subrow driver coupled to a first subrow of a plurality of subrows within a row of memory cells.
- the operations of block 661 may, in a number of embodiments, be performed by a subrow driver 105 , 305 , or 405 (e.g., as described in connection with FIGS. 1, 3, and 4 ).
- Each subrow driver may be individually coupled to a respective subrow 108 , 308 , or 408 (e.g., as described in connection with FIGS. 1, 3, and 4 ) in a row 107 or 319 of memory cells (e.g., as described in connection with FIGS. 1 and 3 ).
- the method 660 may include deselecting activation of the first subrow driver to inhibit activation of the first subrow in response to receiving the first signal.
- the operations of block 662 may, in a number of embodiments, be performed (e.g., as described in connection with FIG. 4 ) by a subrow decoder (e.g., subrow decoder 427 - 0 ) configured to decode a signal to determine whether activation of a subrow (e.g., subrow 428 - 0 ) is to be inhibited by inactivation of the coupled subrow driver (e.g., subrow driver 405 - 0 ).
- a subrow decoder e.g., subrow decoder 427 - 0
- the first signal may be decoded to inhibit (e.g., prevent) activation of a presently inactive subrow driver in order to inhibit activation of a presently inactive coupled subrow or to inactivate a presently active subrow driver in order to inactivate a presently active coupled subrow.
- Each subrow decoder 427 may be coupled to a corresponding subrow driver 405 to provide a signal to a gate 428 (e.g., deselect) to inhibit activation of a subrow 408 potentially activated via an activation signal from a global row driver 101 , 201 , or 401 (e.g., as described in connection with FIGS. 1, 2, and 4 ).
- the method 660 may include receiving a second signal by a second subrow driver (e.g., subrow driver 405 - 1 ) coupled to a second subrow (e.g., subrow 408 - 1 ) of the plurality of subrows.
- the second signal may be sent by the global row driver 401 to the second subrow driver.
- the method 660 may include selecting activation of the second subrow driver 405 - 1 to activate the second subrow 408 - 1 in response to receiving the second signal.
- the second signal to a gate 428 of the second subrow driver 405 - 1 may select activation of the second subrow 408 - 1 .
- Activation of the second subrow driver 405 - 1 may thus be selected to activate the second subrow 408 - 1 in response to receiving the second signal.
- Ordinal positioning is used to distinguish between relative positions of elements within respective groups of elements.
- rows of memory cells may each include a sequence of 16 subrows (e.g., subrow 0 through subrow 15).
- subrow 0 from a particular row e.g., a first subrow of the particular row
- has a different ordinal position than any of subrows 1 through 15 e.g., a last subrow of the row.
- use herein of ordinal numbers such as “first” and “second” is not intended to indicate a particular ordinal position of an element, unless the context clearly dictates otherwise.
- subrow 0 might be referred to as a “first” subrow and subrow 4 might be referred to as a “second” subrow, despite not having an ordinal position of subrow 2.
- subrow 4 might be referred to as a “first” subrow and subrow 0 might be referred to as a “second” subrow.
- designators such as “X”, “Y”, “N”, “M”, etc., particularly with respect to reference numerals in the drawings, indicate that a number of the particular feature so designated may be included. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting. As used herein, the singular forms “a”, “an”, and “the” include singular and plural referents, unless the context clearly dictates otherwise, as do “a number of”, “at least one”, and “one or more” (e.g., a number of memory arrays may refer to one or more memory arrays), whereas a “plurality of” is intended to refer to more than one of such things.
- the words “can” and “may” are used throughout this application in a permissive sense (i.e., having the potential to, being able to), not in a mandatory sense (i.e., must).
- the term “include,” and derivations thereof, means “including, but not limited to”.
- the terms “coupled” and “coupling” mean to be directly or indirectly connected physically for access to and/or for movement (transmission) of instructions (e.g., control signals, address signals, etc.) and data, as appropriate to the context.
- the terms “data” and “data values” are used interchangeably herein and may have the same meaning, as appropriate to the context (e.g., one or more data units or “bits”).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
- The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses and methods for subrow addressing.
- Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic systems. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data (e.g., host data, error data, etc.) and includes random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), and thyristor random access memory (TRAM), among others. Non -volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, and resistance variable memory such as phase change random access memory (PCRAM), resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), such as spin torque transfer random access memory (STT RAM), among others.
- Electronic systems often include a number of processing resources (e.g., one or more processors), which may retrieve and execute instructions and store the results of the executed instructions to a suitable location. A processor can include a number of functional units such as arithmetic logic unit (ALU) circuitry, floating point unit (FPU) circuitry, and a combinatorial logic block, for example, which can be used to execute instructions by performing logical operations such as AND, OR, NOT, NAND, NOR, and XOR, and invert (e.g., inversion) logical operations on data (e.g., one or more operands). For example, functional unit circuitry may be used to perform arithmetic operations such as addition, subtraction, multiplication, and division on operands via a number of operations. In many instances, addressing protocols may activate a complete row of memory cells and the data values from all of the memory cells in the row may be accessed regardless of how much of the data is intended to be used in performing an operation by a processing resource.
-
FIG. 1 is a block diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure. -
FIG. 2 is a block diagram of an apparatus in the form of a computing system including a memory device in accordance with a number of embodiments of the present disclosure. -
FIG. 3 is a block diagram of a bank section of a portion of a memory device in accordance with a number of embodiments of the present disclosure. -
FIG. 4 is a schematic diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure. -
FIG. 5 is a schematic diagram of a portion of a memory device in accordance with a number of embodiments of the present disclosure. -
FIG. 6 is a flow chart for subrow addressing in accordance with a number of embodiments of the present disclosure. - The present disclosure includes systems, apparatuses, and methods related to subrow addressing in a row of a memory array. Independent subrow addressing in accordance with embodiments described herein may provide various benefits, such as reducing energy consumption compared to previous approaches to array operation. For example, a number of embodiments may enable energy consumed by performance of an operation on a particular subset of data values stored by the row to more closely correspond to the size of the particular subset of data values relative to energy consumed by addressing and activating the complete row. For instance, one such apparatus includes a plurality of subrows within a row of memory cells and a controller configured to selectably address and manage an activation state of each subrow of the plurality of subrows. The apparatus further includes subrow driver circuitry coupled to the controller. The subrow driver circuitry is configured to maintain one or more subrows of the plurality in the activation state based at least in part on signaling from the controller.
- Implementations of address circuitry (e.g., for a DRAM configuration conforming to standards and protocols such as JEDEC, DDR3, DDR4, etc.) for a memory device may be configured to activate a complete row of memory cells at a time (e.g., per write/read cycle), for instance, within a subarray including a plurality of rows of memory cells. Such an implementation may further access the data values from all of the memory cells in the row via sensing circuity (e.g., read/latch circuitry, as described herein). A host and/or a controller for the memory device may then access the data values stored by the sensing circuitry to enable performance of an operation by a processing resource on the stored data values. However, the operation may be performed, for instance, on only a portion of the data values stored by the sensing circuitry (e.g., 128 data values from among 16,384 data values).
- Accessing all the memory cells and storing all of the data values from the complete row, regardless of the amount of data to which the operation is directed, may result in various drawbacks. For instance, at least half of the energy (e.g., electrical power) used by a memory device may result from performance of accessing all the memory cells and storing all of the data values from complete rows to enable performance of operations thereon.
- In contrast, one or more subrows may be specifically addressed at positions within the row that include the data values upon which the operation is intended to be performed. The subrows described herein are intended to mean separate portions, which may be sequential, that each includes different memory cells of the complete row. These subrows may be specifically addressed by inhibiting activation of a number of other subrows at particular positions in the row at which data values are stored that are not to be utilized in performance of the operation. Inhibiting activation of a number of subrows may notably reduce energy consumption by the memory device.
- For example, in an embodiment in which a row includes 16,384 (16K) memory cells addressed as sixteen subrows each including 1024 memory (1K) cells, addressing and activating only one 1K subrow to access the data values stored therein (e.g., the data values intended for use in performance of an operation) may reduce the energy consumption to one sixteenth ( 1/16) of that potentially used for addressing and activation of all 16 of the 1K subrows in combination with storage by the sensing circuitry of data values accessed therefrom. Hence, a number of embodiments of the present disclosure may provide various benefits (e.g., a technical advantage) by, for example, independent subrow addressing enabling energy consumed by performance of an operation on a particular subset of data values stored by a row to more closely correspond to the size of the particular subset of data values relative to energy consumed by addressing and activating the complete row.
- The embodiments of 16K memory cells per row and/or being divided into sixteen 1K subrows are presented by way of example and not limitation. For example, a row may include 1024, 2048, 4,096, 8192, or 16,384 memory cells, among other possibilities, and each row may include a plurality of portions that divide the memory cells into 2, 4, 8, 16, or 32 subrows, among other possibilities.
- The figures herein follow a numbering convention in which the first digit or digits of a reference number correspond to the figure number and the remaining digits identify an element or component in the figure. Similar elements or components between different figures may be identified by the use of similar digits. For example, 104 may reference element “04” in
FIG. 1 and a similar element may be referenced as 204 inFIG. 2 . -
FIG. 1 is a schematicdiagram illustrating circuitry 100 for subrow addressing in accordance with a number of embodiments of the present disclosure. Thecircuitry 100 for subrow addressing illustrated inFIG. 1 includes aglobal row driver 101 configured to activate acomplete row 107, and all memory cells therein, when the row is addressed. Amask register 104 may include circuitry (e.g., latches) configured to selectably enable (e.g., direct) inactivation of a number of portions (e.g., one or more of subrows 108-0, 108-1, . . . , 108-N-1) of therow 107 that would otherwise be activated by the row being addressed by theglobal row driver 101. - The
mask register 104 may selectably enable inactivation of a subrow at a particular position (e.g., subrow 108-0) in therow 107 by inhibiting (e.g., overriding, cancelling, etc.) a signal from theglobal row driver 101 to activate subrow driver circuitry (e.g., subrow drivers shown at 105-0, 105-1, . . . , 105-N-1 inFIG. 1 and subrow decoders shown at 427-0 and 427-1 inFIG. 4 ) coupled to the subrow such that the subrow remains inactive. The individual portions of the subrow driver circuitry that each include a subrow driver and a subrow decoder are shown at 105-0, 105-1, . . . , 105-N-1 inFIG. 1 as being labeled “subrow driver” for the sake of brevity. - A plurality of subrows in a particular row may, in a number of embodiments, each have their activation inhibited by entries corresponding to the particular subrows being latched (e.g., stored) by the
mask register 104. Such entries may be selected by a host (e.g., as shown at 211 and described in connection withFIG. 2 ) and/or a user (not shown). The plurality of selected subrows may be adjacent to each other and/or may be separated throughout a particular row (e.g., dependent upon which data values are intended for use in performing an operation). For example, the data values stored insubrows mask register 104 to direct that subrows 2, 4-8, and 10-16, in some embodiments, remain inactive. - The boxes illustrated at 108-0, 108-1, . . . , 108-N-1 in
FIG. 1 may, in a number of embodiments, each represent a different subrow (e.g., 1K memory cells) andreference number 107 may represent a single complete row (e.g., 16K memory cells with 16 subrows). Alternatively, theboxes 108 inFIG. 1 may, in a number of embodiments, each represent a different portion (e.g., mat) of a subarray of memory cells andreference number 107 may represent a single complete subarray (e.g., as shown at each of 325-0, 325-1, . . . , 325-N-1 and described in connection withFIG. 3 ). Different mats may each include a plurality of subrows. Each mat may include one or more subrows that may be vertically aligned in each separate row (e.g., as shown at 308-0, 308-1, . . . , 308-N-1 and/or 408-0 and 408-1 and described in connection withFIGS. 3 and 4 , respectively). A subarray (e.g., of a plurality of subarrays) and/or a mat of the subarray may be formed, in a number of embodiments, to include 64, 128, or 256 separate rows. Each row in a subarray, or in a combination of the mats, may include, for example, 16K memory cells separated into 16 subrows. - A read/
latch stripe 124 shown inFIG. 1 may represent a stripe of sensing circuitry (e.g., a group of sense amplifiers) configured to store (e.g., latch) data values of accessed memory cells of a particular row. The read/latch stripe 124 also may be referred to as a portion, or area, ofcircuitry 100. In a number of embodiments, the sensing circuitry of the read/latch stripe 124 may include a plurality of sense amplifiers (e.g., as shown at 506 and described in connection withFIG. 5 ) coupled to a respective plurality of columns (e.g., as shown at 322 and described in connection withFIG. 3 ). The read/latch stripe 124 shown inFIG. 1 may correspond to the read/latch stripes shown at 324-0, 324-1, . . . , 324-N-1 inFIG. 3 coupled to each of subarrays 325-0, 325-1, . . . , 325-N-1. The subrow at the particular position (e.g., subrow 108-0) remaining inactive may prevent access to a plurality of memory cells of the subrow by the sense amplifiers corresponding to the plurality of memory cells. To prevent access by the sense amplifiers may, as a consequence, prevent storage of a number of data values by a plurality of sense amplifiers corresponding to the plurality of memory cells. - The connections between the various elements of the
circuitry 100 inFIG. 1 are intended to represent the elements being coupled (e.g., direct or indirect coupling between elements). In a number of embodiments, themask register 104 may be coupled to theglobal row driver 101 to detect that theglobal row driver 101 has selected a particular row for activation. Responsive to themask register 104 detecting that a particular row, and all the memory cells therein, may be activated, themask register 104 may refer to (e.g., read) latched entries corresponding to the particular row being selected and inhibit activation of a number ofsubrow drivers 105 forsubrows 108 corresponding to the latched entries (e.g., corresponding to particular subrow addresses). Activation of the particular subrow may be inhibited via deselect signals (e.g., as described further in connection withFIG. 4 ) consistent with latched entries in themask register 104 being sent by a controller 140 coupled to respectivesubrow drivers 105. -
FIG. 2 is a block diagram of an apparatus in the form of acomputing system 210 including amemory device 220 in accordance with a number of embodiments of the present disclosure. Thesystem 210 may be a laptop computer, tablet computer, personal computer, digital camera, digital recording and playback device, mobile telephone, personal digital assistant (PDA), memory card reader, interface hub, sensor, or Internet-of-Things (IoT) enabled device, among other systems. As used herein, amemory device 220,controller 240,subrow driver circuitry 205,memory array 230, read/latch circuitry 250, including sense amplifiers (e.g.,sense amplifier 506 as shown in and described in connection withFIG. 5 ), among other circuitry for subrow addressing shown and described herein, might each also be separately considered an “apparatus.” Thememory device 220,controller 240,memory array 230, etc., may form abank 221 of thesystem 210 that includes a plurality of subarrays of memory cells (e.g., as shown at 325-0, 325-1, . . . , 325-N-1 and described in connection withFIG. 3 ). - The
circuitry 100 for subrow addressing illustrated inFIG. 1 is intended to represent an embodiment of interaction between coupled circuit elements and is not necessarily intended to show positioning and/or arrangement of one circuit element relative to another circuit element. For example, as illustrated inFIG. 2 , themask register 204 may be physically associated with and/or part of (e.g., coupled to) the controller 240 (e.g., to enable selectable and changeable storage of latched entries therein), along with being coupled to the subrow driver circuitry 205 (e.g., including the subrow drivers and/or subrow decoders). Theglobal row driver 201 may, in a number of embodiments, be coupled to theaddress circuitry 242, along with being coupled to themask register 204 and/or thesubrow driver circuitry 205. - In some embodiments, the subrow driver circuitry described herein (e.g., as shown at 205) may be formed as a multiplexer configured to selectably control activation of the different subrows in a row and/or a subarray. As such, in a number of embodiments, the row and/or the subarray may be formed without subrow drivers and subrow decoders positioned between the subrows.
- As described herein, various embodiments may allow a
computing system 210 to allocate a number of locations (e.g., subarrays) in a bank to store (e.g., hold) data. An embodiment of a bank and/or a section of a bank that may include a plurality of subarrays is shown at 221 and 323 and described in connection withFIGS. 2 and 3 , respectively, although other configurations are within the scope of the present disclosure. A host (e.g., as shown at 211) and/or a controller (e.g., as shown at 240) may perform address resolution on an entire block of instructions (e.g., commands associated with executing a program) and data and may direct (e.g., control) allocation and storage of data and commands into allocated locations (e.g., subarrays, portions of subarrays, and/or subrow driver circuitry for subrows) within a bank and/or to an external destination. - In a number of embodiments, a row (e.g., as shown at 107 in
FIG. 1 and at 319 inFIG. 3 ) of virtual address space in a memory device (e.g., as shown at 220 inFIG. 2 ) may have a bit length of 16K bits (e.g., corresponding to 16,384 memory cells or complementary pairs of memory cells in a DRAM configuration). Read/latch circuitry (e.g., as shown as a number of stripes at 124 and 324 inFIGS. 1 and 3 , respectively, and at 250 inFIG. 2 ) for such a 16K bit row may include a corresponding 16K sense amplifiers and associated circuitry (e.g., as shown at 506 inFIG. 5 ) formed on pitch with the sense lines selectably coupled to corresponding memory cells in the 16K bit row. A sense amplifier in the memory device may operate as a cache for a single data value (bit) from the row of memory cells sensed by the read/latch circuitry 250 (e.g., sensed by and/or stored in the sense amplifier). - A number of embodiments of the present disclosure include read/latch circuitry (e.g.,
sense amplifiers 506 and associated circuitry), which may be formed on pitch with sense lines of an array of memory cells. The read/latch circuitry and other data storage components described herein are capable of performing data sensing and/or storage (e.g., caching, latching, buffering etc.) of data local to the array of memory cells. - In order to appreciate the improved subrow addressing techniques described herein, a discussion of an apparatus for implementing such techniques (e.g., a
memory device 220 having these capabilities and an associated host 211) follows. According to various embodiments, program instructions (e.g., commands) involving a memory device having the subrow addressing capabilities described herein may distribute implementation of the commands (e.g., signals) and data over multiple read/latch and subrow addressing circuitries that may implement operations and may move and store the commands and data within the memory array (e.g., without having to transfer such back and forth over a bus between a host and the memory device). Thus, data for a memory device having the subrow addressing capabilities described herein may be accessed and used in less time, along with using less power. For example, a time and power advantage may be realized by increasing the speed, rate, and/or efficiency of data being accessed only from a number subrows and stored in read/latch circuitry (e.g., sensing circuitry) in order to enable data processing for requested memory operations (e.g., reads, writes, logical operations, etc.) to be performed only on data values from subrows in which data values intended for use in the operations are stored. - The
system 210 may include host 211 coupled tomemory device 220, which includes thememory array 230 and thecontroller 240, among the various circuitry for subrow addressing, as shown and described herein. Host 211 may be responsible for execution of an operating system (OS) and/or various applications that may be loaded thereto (e.g., frommemory device 220 via controller 240). Host 211 may include a system motherboard and backplane and may include a number of processing resources (e.g., one ormore processors 272, microprocessors, or some other type of controlling circuitry) capable of accessing the memory device 220 (e.g., via controller 240) to perform operations on data values moved from the memory device 220 (e.g., using subrow addressing signals provided via controller 240).Controller 240 also may, in a number of embodiments, include a number of processing resources for performance of processing operations. Thesystem 210 that may include separate integrated circuits or both thehost 211 and thememory device 220 may be on the same integrated circuit. Thesystem 210 may, for instance, be a server system and a high performance computing (HPC) system or a portion thereof. Although the example shown inFIG. 2 illustrates a system having a Von Neumann architecture, embodiments of the present disclosure may be implemented in non-Von Neumann architectures, which may not include one or more components (e.g., CPU, ALU, etc.) often associated with a Von Neumann architecture. - The controller 240 (e.g., bank control logic and sequencer) may include control circuitry, in the form of hardware, firmware, or software, or combinations thereof. As an example, the
controller 240 may include a state machine, a sequencer, and/or some other types of control circuitry, which may be implemented in the form of an application specific integrated circuit (ASIC) coupled to a printed circuit board. In a number of embodiments, thecontroller 240 may be co-located with the host 211 (e.g., in a system-on-chip (SOC) configuration). - For clarity, description of the
system 210 has been simplified to focus on features with particular relevance to the present disclosure. For example, thearray 230 may be a DRAM array, SRAM array, STT RAM array, PCRAM array, TRAM array, RRAM array, FeRAM array, phase-change memory array, 3D XPoint™ array, NAND flash array, and/or NOR flash array, for instance. Thearray 230 may include memory cells arranged in rows (e.g., in a plurality of subarrays) coupled by access lines (which may be referred to herein as word lines or select lines) and columns coupled by sense lines (which may be referred to herein as data lines or digit lines). Although asingle bank 221 and asingle memory array 230 are shown inFIG. 2 , embodiments are not so limited. For instance,memory device 220 may represent a plurality ofbanks 221 that each may include a plurality of memory arrays 230 (e.g., memory arrays included in a number of banks of DRAM cells, NAND flash cells, etc.) in addition to a plurality subarrays, as described herein. Accordingly, descriptions in the present disclosure may be made with regard to DRAM architectures by way of example and/or clarity. However, unless explicitly stated otherwise, the scope of the present disclosure and claims is not limited to DRAM architectures. - The
memory device 220 may includeaddress circuitry 242 to latch address signals provided over a data bus 256 (e.g., an I/O bus from host 211) by I/O circuitry 244 (e.g., provided to external ALU circuitry and to DRAM DQs via local I/O lines and global I/O lines). Status and exception information may be provided from thecontroller 240 of thememory device 220 to achannel controller 243, for example, through acontrol bus 254, which in turn may be provided from thechannel controller 243 to host 211. Address signals may be received (e.g., fromchannel controller 243 or another host component) throughaddress circuitry 242 and may be decoded (e.g., via a subarray decoder and/or a row decoder in the address circuitry 242) and/or acolumn decoder 249 coupled to theread latch circuitry 250 to access the memory array 130. Aglobal row driver 201 configured to activate a complete row (e.g., as shown at 107 inFIG. 1 ), and all memory cells therein, when the row is addressed may be coupled to theaddress circuitry 242 and the memory array 230 (e.g., selectably coupled to the rows of memory cells therein via the subrow driver circuitry). - Data may be sensed (read) from
memory array 230 by sensing voltage and/or current changes on sense lines (digit lines) using sensing circuitry (e.g., shown as read/latch circuitry 250 inFIG. 2 ). The read/latch circuitry 250 may include a number of sense amplifiers, as described herein, to read and latch a page (e.g., a row or a subrow, as described herein) of data from thememory array 230. Additional circuitry (e.g., subrow addressing circuitry, as described herein) may be part of, or coupled to, theaddress circuitry 242, thecolumn decoder 249, the subrow driver circuitry 205 (e.g., subrow drivers and/or subrow decoders), and/or the read/latch circuitry 250. The I/O circuitry 244 may include data I/O pins to be used for bi-directional data communication withhost 211 over the data bus 256 (e.g., a 64 bit wide data bus). Thedata bus 256 may be coupled to DRAM DQs, as shown inFIG. 3 . Writecircuitry 248 may be used to write data to thememory array 230. - The
controller 240 may decode signals (e.g., commands) provided bycontrol bus 254 fromhost 211. Thecontroller 240 may control operations by issuing signals determined from the decoded commands fromhost 211. These signals may include chip enable signals, write enable signals, address signals (e.g., subarray address signals, row address signals, and/or subrow address signals), and/or mode signals that may be used to control operations performed on thememory array 230, including data sense, data store, subarray addressing, row addressing, subrow addressing, data move, data write, and data erase operations, among other operations. In various embodiments, thecontroller 240 may be responsible for executing instructions fromhost 211 and accessing thememory array 230. - The
controller 240 may, in various embodiments, include amode register 238 configured to enable selection between all of the plurality of memory cells being activated in a row being addressed (e.g., responsive to signals from the global row driver 201) and activation of selected subrows of the plurality of memory cells in the row being addressed (e.g., responsive to latched subrow entries in the mask register 204). In a number of embodiments, all of the memory cells being activated in the row being addressed may be a default mode selection. Selection between the modes in themode register 238 may be performed responsive to mode signals provided byhost 211 thoughcontrol bus 254. - In the default mode, the
controller 240 may direct that signals be sent via theglobal row driver 201 to all the subrow drivers of the row (e.g., subrow drivers 105-0, 105-2, . . . , 105-N-1) to activate all of the corresponding subrows (e.g., subrows 108-1, 108-2, . . . , 108-N-1 corresponding to row 107 inFIG. 1 ). Such a default mode may be overcome by selecting the mode for activation of selected subrows in the row consistent with the latched subrow entries in themask register 204. Responsive to selection of using the latched subrow entries in themask register 204, thecontroller 240 may send signals corresponding to the latched subrow entries to inhibit particular subrow drivers of the row from being activated. Inhibiting or preventing a particular subrow driver from being activated may be performed by overriding and/or cancelling a signal from theglobal row driver 201 and/or by disabling the particular subrow driver from being activated (e.g., by deselecting a gate for activation of the subrow driver, as described further in connection withFIG. 4 ). Inhibiting activation of particular subrow drivers may prevent corresponding subrows from being activated and data values being accessed therefrom. The data values from the subrows that are activated may thereby include the data values that are selected for processing in the operation to be performed thereon. - In a number of embodiments, a memory device (e.g., as shown at 220 and described in connection with
FIG. 2 ) may include a plurality of subrows within a row of memory cells (e.g., as shown at 108 and 107, respectively, and described in connection withFIG. 1 ) and a controller (e.g., as shown at 240 and described in connection withFIG. 2 ) configured to selectably address and manage an activation state of each subrow of the plurality of subrows. Thememory device 220 may further include subrow driver circuitry (e.g., as described in connection withsubrow drivers 105 inFIG. 1 , subrow decoders 427 inFIG. 4 ,subrow driver circuitry 205 inFIG. 2 , and elsewhere herein) coupled to thecontroller 240. The subrow driver circuitry may be configured to maintain one or more subrows of the plurality (e.g., one or more of subrows 108-0, 108-1, . . . , 108-N-1) in the activation state based at least in part on signaling from thecontroller 240. - As described herein, the activation state of a subrow may include the subrow being in an active state or in an inactive state. The active state is intended to at least mean the subrow, and the memory cells therein, being accessible by the sensing circuitry (e.g., shown as read/
latch circuitry 250 inFIG. 2 and/or the sense amplifiers shown at 506 inFIG. 5 ). The inactive state is intended to at least mean the subrow, and the memory cells therein, being inaccessible by the sensing circuitry. - For example, in a number of embodiments, the
controller 240 may be configured to selectably address and to direct that a subrow at a particular position in the row (e.g., at the position of any one or more of subrows 108-0, 108-1, . . . , 108-N-1 in row 107) remains inactive. To selectably address may, in a number of embodiments, be to use a row address corresponding to a particular row of a plurality of rows and the subrow at the particular position in the row may be directed to remain inactive via an indicator of the subrow (e.g., included in and/or accompanying the row address) including a signal to direct that the subrow remain inactive (e.g., as opposed to another signal to direct that the subrow be activated). The controller may be coupled to thesubrow driver circuitry - As described herein, a mask register (e.g., as shown at 104 and 204 and described in connection with
FIGS. 1 and 2 , respectively) may be configured to enable management of the activation state of the plurality of subrows. Thecontroller 240 may be further configured to manage the activation state of the plurality of subrows (e.g., by a number of addresses, indicators, and/or signal sent from the controller 240) based at least in part on enablement by themask register 204. For example, in a number of embodiments, themask register 204 may be configured to enable selection from among the plurality of subrows to remain inactive and the controller may be configured to direct that a subrow selected via the mask register remains inactive. - As described herein, a global row driver (e.g., as shown at 101 and 201 and described in connection with
FIGS. 1 and 2 , respectively) may be configured to maintain, in a first activation state (e.g., active), a first subrow of the plurality via a first subrow driver and maintain, in the first activation state, a second subrow of the plurality via a second subrow driver. For example, theglobal row driver 201 may be configured to direct activation of the subrow at the particular position via a first subrow driver and activation of the subrow at a different position via a second subrow driver. In a number of embodiments, theglobal row driver 201 may direct that all of subrows 108-0, 108-1, . . . , 108-N-1 be activated via corresponding and coupled subrow drivers 105-0, 105-1, . . . , 105-N-1 of the subrow driver circuitry. - The
mask register 204 may be configured to selectably latch a number of selections (e.g., provided byhost 211 and/or a user) from among the plurality of subrows to remain in a second activation state (e.g., inactive). The latched second activation state may inhibit the first activation state via the first and second subrow drivers being deselected (e.g., inactivated) responsive to the latched number of selections. - The
subrow driver circuitry 205 may include a subrow driver coupled to the one or more subrows at a particular position. For example, in a number of embodiments, subrow driver 105-1 may only be coupled to subrow 108-1. In a number of other embodiments, subrow driver 105-1 may be coupled both to subrow 108-1 and subrow 108-0 and/or subrow 108-2, among other possible combinations and/or numbers of subrows being coupled to a given subrow driver. Each of the subrow drivers may be configured to control activation of the one or more subrows. Thesubrow driver circuitry 205 may further include a subrow decoder (e.g., as shown at 427 and described in connection withFIG. 4 ) coupled to the one or more subrows and/or subrow drivers at the particular position. The subrow decoder may be configured to decode a signal from the controller based at least in part on the activation state of the one or more subrows. For example, the signal from the controller may be decoded to activate a presently inactive subrow driver in order to activate a presently inactive coupled subrow. Alternatively, the subrow decoder may be configured to decode the signal from the controller to determine whether the activation of the subrow is to be inhibited by inactivation of the subrow driver. For example, the signal from the controller may be decoded to inactivate a presently active subrow driver in order to inactivate a presently active coupled subrow. - The
subrow driver circuitry 205 may include a first subrow driver (e.g., subrow driver 105-0) coupled to one of the subrows (e.g., 108-0) at a particular position within therow 107 and a second subrow driver (e.g., any of subrow drivers 105-1, 105-2, . . . , 105-N-1) coupled to another one of the corresponding subrows (e.g., any of subrows 108-1, 108-2, . . . , 108-N-1) at a different position within therow 107. The first and second subrow drivers may each be configured to inhibit activation of the corresponding subrow responsive to signaling from thecontroller 240. - The
controller 240 may be configured to selectably address and direct that the subrow at the particular position (e.g., subrow 108-0) remains inactive responsive to signaling that inhibits activation of the first subrow driver (e.g., subrow driver 105-0). In combination, thecontroller 240 may be configured to selectably address and direct that the subrow at the different position (e.g., any of subrows 108-1, 108-2, . . . , 108-N-1) remains inactive responsive to signaling that inhibits activation of the second subrow driver (e.g., any of subrow drivers 105-1, 105-2, . . . , 105-N-1). Accordingly, the first and second subrow drivers (e.g., all of subrow drivers 105-0, 105-1, . . . , 105-N-1) are each configured to be inactivated responsive to signaling from the controller. - As illustrated in
FIG. 1 , thesubrow driver circuitry 205 may include a plurality of subrow drivers 105-0, 105-1, . . . , 105-N-1, and each subrow driver of the plurality may be coupled to a respective one of the plurality of subrows 108-1, 108-2, . . . , 108-N-1. The plurality of subrow drivers may be positioned between a number of the plurality of subrows. For example, subrow driver 105-0 is positioned between subrows 108-0 and 108-1, subrow driver 105-1 is positioned between subrows 108-1 and 108-2, and subrow driver 105-2 is positioned between subrows 108-2 and 108-N-1. However, when subrow 108-N-1 is the last subrow inrow 107, subrow decoder 105-N-1 may be the last subrow decoder and, thus, may not be between two subrows. The plurality of subrows described herein may each include a predetermined number of memory cells, which may be the same in each of the subrows or may vary between different subrows, in a number of embodiments. -
FIG. 3 is a block diagram of abank section 323 of a portion of amemory device 220 in accordance with a number of embodiments of the present disclosure. For example,bank section 323 may represent one of a plurality of bank sections corresponding to abank 221 of a memory device. A bank architecture may include a plurality of columns (e.g., “X”columns 322 as shown inFIG. 3 ). Additionally, thebank section 323 may be divided into a plurality of subarrays 325-0 (SUBARRAY 0), 325-1 (SUBARRAY 1), . . . , 325-N-1 (SUBARRAY 325-N-1), which may be separated by respective amplification regions that may include groups (e.g., sets) of sense amplifiers. The groups of sense amplifiers may be referred to as sense amplifier stripes or read/latch stripes. For example, as shown inFIG. 3 , each of the subarrays 325-0, 325-1, . . . , 325-N-1 has a read/latch stripe associated therewith (e.g., 324-0, 324-1, . . . , 324-N-1, respectively). - The
bank 221 orbank section 323 may include 64 subarrays, 128 subarrays, 256 subarrays, 512 subarrays, among various other possible numbers of subarrays. However, embodiments are not so limited, such that some embodiments of a bank may have a different number of subarrays than just presented. In a number of embodiments, the subarrays may have the same number of rows in each subarray (e.g., 256 rows, 512 rows, 1024 rows, 2048 rows, among various other possible numbers of rows). However, embodiments are not so limited, such that at least some of a plurality of subarrays within the bank or bank section may have different numbers of rows. - Each
column 322 is configured to be coupled to read/latch circuitry 250 (e.g., as further described in connection withFIG. 5 ). As such, each column in a subarray may be coupled individually to a sense amplifier that contributes to a set of sense amplifiers (e.g., a read/latch stripe) for that subarray. For example, as shown inFIG. 3 , the bank architecture may include read/latch stripe 0, read/latch stripe 1, . . . , read/latch stripe N-1 (e.g., shown at 124-0, 124-1, . . . , 124-N-1) that each have read/latch circuitry 250 with a set of sense amplifiers that may, in various embodiments, be used as registers, cache, and data buffering. The sense amplifiers (e.g., as shown at 506 and described in connection withFIG. 5 ) may be coupled to eachcolumn 322 in the subarrays 325-0, 325-1, . . . , 325-N-1. - Each of the of the subarrays 325-0, 325-1, . . . , 325-N-1 may include a respective plurality of rows (e.g., a respective group of “Y” rows 319) within a memory array (e.g., as shown at 230 and 530 and described in connection with
FIGS. 2 and 5 , respectively). As described herein, a plurality of subrows 308-0, 308-1, . . . , 308-N-1 may be formed within each of the plurality ofrows 319. In some embodiments, each subrow of the plurality or rows may include a same quantity of memory cells. A plurality of subrow drivers 305-0, 305-1, . . . , 305-N-1 may correspond to respective ones of the plurality of subrows. For example, subrow driver 305-0 may be coupled to subrow 308-0 in one row ofrows 319 and subrow driver 305-1 may be coupled to subrow 308-1 in the same row ofrows 319, etc. However, in a number of embodiments, subrow driver 305-0 may be coupled to subrow 308-0 in more than one row of rows 319 (e.g., in all rows of subarray 325-0 or in all rows of subarrays 325-0, 325-1, . . . , 325-N-1). Similarly, subrow drivers 305-1, 305-2, . . , 305-N-1 may be coupled to corresponding subrows 308-1, 308-2, . . . , 308-N-1 in more than one row ofrows 319. - A number of the plurality of
subrow drivers 305 may be positioned betweensubrows 308 of each of a plurality ofrows 319. Eachsubrow driver 305 may be coupled to onesubrow 308 of the plurality of subrows in each of the plurality ofrows 319. A predetermined number of memory cells (e.g., 128, 256, 512, 1024, or 2048 memory cells) may separate the number of the subrow drivers for each of the plurality of subrows. -
Controller 340 shown inFIG. 3 may represent and/or include at least the functionality of the controller shown at 240 and described in connection withFIG. 2 . For example, in a number of embodiments, thecontroller 340 may be coupled to amask register 304 and/or amode register 340 that may each be configured to function consistent with the correspondingmask register 204 and/or amode register 240 described in connection withFIG. 2 . In addition, themask register 304 and/ormode register 340 may each be configured to interact with (e.g., control) subrow drivers (e.g., 305-0, 305-1, . . . , 305-N-1) and/or the subrow decoders (e.g., as shown at 427 and described in connection withFIG. 4 ) for subrows (e.g., 308-0, 308-1, . . . , 308-N-1) in each of a plurality ofrow 319 in a plurality of subarrays (e.g., 325-0, 325-1, . . . , 325-N-1). - The
controller 340 may be configured to provide a row activation signal to the row (e.g., via global row driver 201) and inhibit activation of a selected one of the plurality subrows 308 responsive to the row activation signal via a signal received by asubrow driver 305 corresponding to the selected one of the plurality of subrows. The controller may address a subrow driver coupled to a subrow at a particular position using a signal for selective activation (e.g., activation or inactivation) of the subrow driver. A subrow decoder (e.g., coupled to the addressed subrow driver as part of the subrow driver circuitry 205) may be configured to decode the signal to select or deselect a gate for activation of the subrow driver. For example, decoding the signal and selecting the gate may result in activation of the coupled subrow driver, whereas decoding the signal and deselecting the gate may result in inactivation of the coupled subrow driver (e.g., as described further in connection withFIG. 4 ). Accordingly, thecontroller 340 may be configured to selectably address a particular row and direct that a subrow at a particular position in the row remains inactive. - A mask register (e.g., as shown at 104, 204, and 304 and described in connection with
FIGS. 1, 2 and 3 , respectively) may be configured to enable selection of one subrow and/or a plurality of the subrows (e.g., depending on which row is being addressed) to remain inactive. The mask register may be configured to enable inhibition of activation of selected subrows of memory cells in a row being addressed and provide a row address that includes an indication of which subrow driver for a particular subrow in the particular row is deselected for activation. The mask register may be configured to enable inhibition of activation of a plurality of subrows in a particular row. For example, the mask register may be configured to enable inhibition of activation of the plurality of subrows while at least one subrow in the particular row is activated. The mask register may be configured to enable inhibition of activation of different subrows in each of the plurality of rows. Thecontroller 340 may be configured to direct (e.g., via a signal) that one or more subrows selected via the mask register remain inactive. In a number of embodiments, the mask register may be configured to inhibit performance of a refresh operation (e.g., in a DRAM configuration) on the subrow at the particular position responsive to the subrow remaining inactive and promote performance of a refresh operation on a subrow at a different position responsive to the subrow being activated. - As described herein, a memory device (e.g., as shown at 220 and described in connection with
FIG. 2 ) may be operated by receiving a first signal (e.g., fromcontroller 340 as enabled bymask register 304 and/or mode register 338) by a first subrow driver (e.g., 305-0) coupled to a first subrow (e.g., 308-0) of a plurality of subrows within a row (e.g., one row selected from rows 319). Activation of the first subrow driver 305-0 may thus be deselected to inhibit activation of the first subrow 308-0 in response to receiving the first signal (e.g., as described further in connection withFIG. 4 ). A second signal may be received (e.g., fromcontroller 340 via global row driver 201) by a second subrow driver (e.g., one or more of 305-1, 306-2, . . . , 305-N-1) coupled to a second subrow (e.g., one or more of 308-1, 308-2, . . . , 308-N-1) of the plurality of subrows. Activation of the second subrow driver may thus be selected to activate the second subrow in response to receiving the second signal. - Access to a plurality of memory cells of the first subrow by sense amplifiers coupled to the plurality of memory cells (e.g., as described in connection with
FIG. 5 ) may be prevented responsive to inhibiting activation of the first subrow. Storage, by the sense amplifiers, of data values corresponding to the plurality of memory cells may be prevented by preventing access to the memory cells. - Accordingly, responsive to inhibiting activation of a number of subrows, access to the number of subrows, and the plurality of memory cells therein, may be prevented and storage of a number of data values corresponding to the number of subrows, and the plurality of memory cells therein, also may be prevented. By inhibiting the activation of the subrows, and consequently preventing access to the subrows and storage of the data values, an amount of energy used by (e.g., electrical power to enable operation of) the memory device may be reduced. The reduced amount of energy that is used may correspond to the number of subrows being inhibited from activation relative to energy used for activation of all of the plurality of subrows within the row in a different operating mode of the memory device (e.g., the default mode, as described herein).
- All of the subrows being activated within a row that is addressed is consistent with implementations conforming to standards and protocols (e.g., JEDEC, DDR3, DDR4, etc.) that activate a complete row of memory cells at a time. However, activating all of the subrows, accessing all of the subrows, and storing all of the data values accessed therefrom may use an amount of energy that may be reduced (e.g., is unnecessary) for access to, and performance of operations on, data values stored only in a subset of the subrows in the row. Hence, the independent subrow addressing described herein (e.g., utilizing the mask register, mode register, subrow addressing circuitry, and signaling pathways, etc.) may provide a technical advantage by enabling energy consumed by performance of an operation on a particular subset of data values stored by a number of subrows of a row to more closely correspond to the size of the particular subset of data values.
- Whereas each subrow driver 105-0, 105-1, . . . , 105-N-1 shown in
FIG. 1 may have a single connection (e.g., be individually coupled to) a corresponding subrow 108-0, 108-1, . . . , 108-N-1, embodiments of such coupling are not so limited. For example, the subrow driver circuitry 305-0, 305-1, . . . , 305-N-1 shown inFIG. 3 may correspond to the subrow driver circuitry 105-0, 105-1, . . . , 105-N-1 shown inFIG. 1 in that there may be a different subrow driver and/or a different subrow decoder coupled to each of the subrows 308-0, 308-1, . . . , 308-N-1 in each of therows 319 of each of the subarrays 325-0, 325-1, . . . , 325-N-1. Alternatively, the subrow driver circuitry 305-0, 305-1, . . . , 305-N-1 may be circuitry that extends across a subarray (e.g., in subarray 325-0, in the direction of thecolumns 322 perpendicular to each of therows 319 therein) such that each subrow driver (e.g., 305-0) may have a plurality of connections so as to be individually coupled to the subrows (e.g., 308-0) in each of therows 319. -
FIG. 3 shows a number ofcolumns 322 that include a corresponding number of memory cells (e.g., the memory cells ofmemory array 530 illustrated inFIG. 5 ) for each subrow 308-0, 308-1, . . . , 308-N-1 of eachrow 319. There may be a plurality of rows in each subarray, where each row may include a plurality of memory cells corresponding to respective columns. The number of columns and/or memory cells in each subrow 308 separated by and coupled to corresponding subrow driver circuitry (e.g., subrow drivers and/or subrow decoders 305-0, 305-1, . . . , 305-N-1) is shown inFIG. 3 to be ten (10) by way of example and not limitation. For example, there may be 128, 256, 512, 1024, or 2048 columns and/or memory cells, among other possibilities, in each subrow 308 separated by and coupled to correspondingsubrow driver circuitry 305. In a number of embodiments, some of the subrows may include a different number of columns and/or memory cells than other subrows. For example, the subrows of subarray 325-0 may be configured to include a different number of columns and/or memory cells than the subrows of one or more of subarrays 325-1, 325-2, . . . , 325-N-1, which also may differ from each other. Accordingly, in a number of embodiments, there may be a different number of subrows in different rows when each row has the same number of columns and/or memory cells. The spacing and/or coupling of the sensing circuitry (e.g., sense amplifiers as shown at 506 inFIG. 5 ) in the read/latch stripes 324-0, 324-0, . . . , 324-N-1 may be adjusted for each corresponding subarray 325-0, 325-1, . . . , 325-N-1 as suitable for the number of columns and/or memory cells in each subrow being separated and/or coupled to the correspondingsubrow driver circuitry 305. - The
controller 340 may be configured, as shown at 341, to provide data to (e.g., as received from host 211) thebank 221, section of thebank 323,rows 319, and/orsubrows 308 and/or to retrieve and/or access data therefrom. The section of thebank 323 illustrated inFIG. 3 showsdata bus 356 to DRAM DQs ofhost 211 coupled to thecontroller 340 and/or the I/O circuitry 244 of thememory device 220. -
FIG. 4 is a schematic diagram illustrating circuitry for subrow addressing in accordance with a number of embodiments of the present disclosure. As shown inFIG. 4 , the circuitry for subrow addressing may, in a number of embodiments, include a global row driver 401 (e.g., as shown at 101 and 201 and described in connection withFIGS. 1 and 2 , respectively). Theglobal row driver 401 may selectably send an activation signal via aglobal row line 426 connected to (e.g., coupled to) a row and to each of the subrows in the row, the activation signal to each of the subrows capable of being inhibited (e.g., overridden, canceled), as described herein. For example, eachglobal row line 426 may be potentially coupled to each of the subrows (e.g., subrows 408-0, 408-1, etc.) that contribute to formation of a row. In various embodiments, there may, for example, be 64, 128, 256, 512, or 1024 subrows vertically positioned (one above and/or below the other) in each of a number of mats (e.g., of a subarray having 16 mats). - The
global row driver 401 may, in some embodiments, be coupled to a number ofglobal row lines 426 that are individually coupled to every row/subrow to activate one row/subrow at a time. Eachglobal row line 426 may be configured to carry an activation signal (e.g., having a value of 1 in binary) sent from theglobal row driver 401 to a selected row and the subrow driver (e.g., as shown at 405-0, 405-1, etc.) of the selected subrow. The activation signal may be sent, for example, to a number of gates 428 (e.g., logic gates configured to perform a Boolean AND function based upon input of two binary values) in the subrow drivers 405-0, 405-1 corresponding (e.g., coupled to) each of the respective subrows 408-0, 408-1. - In a number of embodiments, as shown in
FIG. 4 , there may be a subrow decoder 427 coupled to each subrow driver 405. The coupled subrow decoder 427 and subrow driver 405 contribute to, or may be, the subrow driver circuitry shown at 205 and described in connection withFIG. 2 . For example, subrow decoder 427-0 may be coupled to subrow driver 405-0 and subrow decoder 427-1 may be coupled to subrow driver 405-1, etc. Each subrow decoder 427 may be coupled to the corresponding subrow driver 405 to provide a signal to the gate 428 (e.g., the logic gate) to selectably disable, consistent with the entries corresponding to particular subrow addresses that are stored in the mask register (e.g., as shown at 304 and described in connection withFIG. 3 and elsewhere herein), activation of the one or more subrows 408 of the row potentially activated via the activation signal from theglobal row driver 401. - For example, each subrow decoder 427 for each subrow driver 405 may be configured to allow selection of any of the subrows that would be potentially activated via the signal from the
global row driver 401. The selection may be made consistent with the entries stored in themask register 304. Using appropriately configured circuitry coupled to, for example, the gate 428 (e.g., the AND logic gate), a signal may be sent to the subrow driver 405 to selectably disable activation of (e.g., deselect) a particular subrow that would be activated via the activation signal from theglobal row driver 401. For example, an activation signal with a binary value of 1 may be sent from theglobal row driver 401 to the AND logic gate and a signal (e.g., a first signal with a binary value of 1) may be sent from the subrow decoder 427 as a second input to the AND logic gate to deselect activation of a particular subrow 408 of the row potentially activated via the activation signal from theglobal row driver 401. - In a number of embodiments, when there is no entry stored in the
mask register 304 for the particular subrow, a signal (e.g., a second signal with a binary value of 0) may be sent from the subrow decoder 427 as a second input to the AND logic gate in order to select activation of the particular subrow 408 of the row in combination with the activation signal from theglobal row driver 401. In some embodiments, when there is no entry stored in themask register 304 for the particular subrow, a signal may not be sent from the subrow decoder 427 as a second input to the AND logic gate. In such an instance, a default signal with a binary value of 0 may be input to the AND logic gate to select for activation of the particular subrow 408 of the row in combination with the activation signal from theglobal row driver 401. - In some embodiments, each
global row line 426 from theglobal row driver 401 may be coupled to a plurality (e.g., 2, 4, 6, 16, etc.) of rows, along with the corresponding subrows (e.g., to overcome potential crowding of and/or limited area for the global row lines 426). For example, eachglobal row line 426 may be coupled to a sequence of four subrows among a plurality of subrows (e.g., 512 subrows above and/or below the other) in each of 16 mats. An activation signal from theglobal row driver 401 may then potentially activate all four subrows coupled to a particularglobal row line 426, via the appropriate subrow driver 405, in each of the 16 mats. In such an embodiment, circuitry of the subrow decoder 427 may be configured to determine and direct the appropriately disabled activation, via the subrow driver 405, of one or more of the potentially activated subrows (e.g., based on the entries stored in the mask register 304). -
FIG. 5 is a schematic diagram of a portion of a memory device in accordance with a number of embodiments of the present disclosure.FIG. 5 illustrates an example that includes 1T1C memory cells, in a folded DRAM configuration, that are each coupled to asense amplifier 506. However, embodiments are not so limited, such that some embodiments may have memory cells in a 2T2C configuration or a 3T configuration. - In the embodiment illustrated in
FIG. 5 , thememory array 530 is an array (e.g., a DRAM array) of memory cells that may each include an access device 502 (e.g., a transistor) and a storage element 503 (e.g., a capacitor, a ferroelectric capacitor, etc.). The memory cells of thememory array 530 may be arranged in rows (as shown at 107 inFIG. 1 and at 319 inFIG. 3 ) coupled by access lines 512-X (Row X), 512-Y (Row Y), etc., and columns coupled by pairs of complementary sense lines DIGIT(n−1)/DIGIT(n−1)_, DIGIT(n)/DIGIT(n)_, and DIGIT(n+1)/DIGIT(n+1)_, etc. The individual sense lines corresponding to each pair of complementary data lines may be referred to as sense lines 509-1 (DIGIT(n)) and 509-2 (DIGIT(n)_) respectively. Although only three pairs of complementary sense lines are shown inFIG. 5 , embodiments of the present disclosure are not so limited, and an array of memory cells may include additional columns of memory cells and/or sense lines (e.g., 4,096, 8,192, 16,384, etc.). As shown inFIG. 5 , a gate of a particular memory cell transistor 502 may be coupled to its corresponding access line 512-X, 512-Y, etc., a first source/drain region may be coupled to its corresponding sense line (e.g., 509-1 (DIGIT(n), 509-2 (DIGIT(n)_), and a second source/drain region of a particular memory cell transistor may be coupled to its corresponding capacitor 503. - Memory cells may be coupled to different sense lines and/or access lines. For example, a first source/drain region of a transistor 502-1 may be coupled to sense line 509-1, a second source/drain region of transistor 502-1 may be coupled to capacitor 503-1, and a gate of a transistor 502-1 may be coupled to access line 512-Y. A first source/drain region of transistor 502-2 may be coupled to sense line 509-2, a second source/drain region of transistor 502-2 may be coupled to capacitor 503-2, and a gate of a transistor 502-2 may be coupled to access line 512-X. The cell plate, as shown in
FIG. 2 , may be coupled to each of capacitors 503-1 and 503-2. The cell plate may be a common node to which a reference voltage (e.g., ground) may be applied in various memory array configurations. In some examples, such as those that utilize ferroelectric capacitors, the cell plate may be coupled to a voltage source and may be energized during access operations to the memory cell. - As described herein, the transistors 502 and capacitors 503 may contribute to formation of the pairs of complementary memory cells in a single row of the
memory array 530 that are coupled to the complementary sense lines (e.g., sense lines 509-1 and 509-2). The number of data values (e.g., voltages) sensed from the memory cells (e.g., in read operations) may correspond to the number of columns of memory cells and/or pairs of sense lines (e.g., 4,096, 8,192, 16,384, etc.) that intersect a row, for example, of asubarray 325 shown in and described in connection withFIG. 3 . - The
memory array 530 illustrated inFIG. 5 is coupled to sensing circuitry (e.g., shown as read/latch circuitry 250 inFIG. 2 and described in connection with read/latch stripe 124 inFIG. 1 and read/latch stripes 324 inFIG. 3 ). In a number of embodiments, the read/latch circuitry may include thesense amplifier 506 corresponding to respective columns of memory cells (e.g., coupled to respective pairs of complementary sense lines 509-1, 509-2). Thesense amplifier 506 may be operated to determine a data value (e.g., logic state) stored in a selected memory cell. Thesense amplifier 506 may include a cross coupled latch (not shown). Thesense amplifier 506 may be coupled to equilibration circuitry (not shown), which may be configured to equilibrate the sense lines 509-1, 509-2. - A plurality of sense amplifiers (e.g., as shown at 506) may be coupled to the respective plurality of columns (e.g., as shown at 322 and described in connection with
FIG. 3 ) of a memory array 530 (e.g., via sense lines 509-1, 509-2). A subrow at a particular position (e.g., subrow 308-0 in one of rows 319) remaining inactive may prevent access to a plurality of memory cells of the subrow by sense amplifiers corresponding to the plurality of memory cells. To prevent access to the memory cells of the subrow may prevent storage of a number of data values by a plurality of sense amplifiers corresponding to the plurality of memory cells. -
FIG. 6 is a flow chart of an embodiment of amethod 660 for subrow addressing in accordance with a number of embodiments of the present disclosure. Unless explicitly stated, elements of methods described herein are not constrained to a particular order or sequence. Additionally, a number of the method embodiments, or elements thereof, described herein may be performed at the same, or at substantially the same, point in time. - At
block 661, themethod 660 may include receiving a first signal by a first subrow driver coupled to a first subrow of a plurality of subrows within a row of memory cells. The operations ofblock 661 may, in a number of embodiments, be performed by asubrow driver FIGS. 1, 3, and 4 ). Each subrow driver may be individually coupled to arespective subrow FIGS. 1, 3, and 4 ) in arow FIGS. 1 and 3 ). - At
block 662, themethod 660 may include deselecting activation of the first subrow driver to inhibit activation of the first subrow in response to receiving the first signal. The operations ofblock 662 may, in a number of embodiments, be performed (e.g., as described in connection withFIG. 4 ) by a subrow decoder (e.g., subrow decoder 427-0) configured to decode a signal to determine whether activation of a subrow (e.g., subrow 428-0) is to be inhibited by inactivation of the coupled subrow driver (e.g., subrow driver 405-0). In a number of embodiments, the first signal may be decoded to inhibit (e.g., prevent) activation of a presently inactive subrow driver in order to inhibit activation of a presently inactive coupled subrow or to inactivate a presently active subrow driver in order to inactivate a presently active coupled subrow. Each subrow decoder 427 may be coupled to a corresponding subrow driver 405 to provide a signal to a gate 428 (e.g., deselect) to inhibit activation of a subrow 408 potentially activated via an activation signal from aglobal row driver FIGS. 1, 2, and 4 ). - At
block 663, themethod 660 may include receiving a second signal by a second subrow driver (e.g., subrow driver 405-1) coupled to a second subrow (e.g., subrow 408-1) of the plurality of subrows. The second signal may be sent by theglobal row driver 401 to the second subrow driver. - At
block 664, themethod 660 may include selecting activation of the second subrow driver 405-1 to activate the second subrow 408-1 in response to receiving the second signal. In a number of embodiments, (e.g., in the absence of the first signal to inhibit activation of the second subrow 408-1), the second signal to agate 428 of the second subrow driver 405-1 may select activation of the second subrow 408-1. Activation of the second subrow driver 405-1 may thus be selected to activate the second subrow 408-1 in response to receiving the second signal. - Ordinal positioning, as used herein, is used to distinguish between relative positions of elements within respective groups of elements. For example, rows of memory cells may each include a sequence of 16 subrows (e.g., subrow 0 through subrow 15). In this example, subrow 0 from a particular row (e.g., a first subrow of the particular row) has a different ordinal position than any of
subrows 1 through 15 (e.g., a last subrow) of the row. However, use herein of ordinal numbers such as “first” and “second” is not intended to indicate a particular ordinal position of an element, unless the context clearly dictates otherwise. For example, consider a subrow having an ordinal position of subrow 0 within a particular row and a different subrow having an ordinal position of subrow 4. In this example, subrow 0 might be referred to as a “first” subrow and subrow 4 might be referred to as a “second” subrow, despite not having an ordinal position ofsubrow 2. Alternatively, subrow 4 might be referred to as a “first” subrow and subrow 0 might be referred to as a “second” subrow. - In the above detailed description of the present disclosure, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration how one or more embodiments of the disclosure may be practiced. These embodiments are described in sufficient detail to enable those of ordinary skill in the art to practice the embodiments of this disclosure, and it is to be understood that other embodiments may be utilized and that process, electrical, and structural changes may be made without departing from the scope of the present disclosure.
- As used herein, designators such as “X”, “Y”, “N”, “M”, etc., particularly with respect to reference numerals in the drawings, indicate that a number of the particular feature so designated may be included. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting. As used herein, the singular forms “a”, “an”, and “the” include singular and plural referents, unless the context clearly dictates otherwise, as do “a number of”, “at least one”, and “one or more” (e.g., a number of memory arrays may refer to one or more memory arrays), whereas a “plurality of” is intended to refer to more than one of such things. Furthermore, the words “can” and “may” are used throughout this application in a permissive sense (i.e., having the potential to, being able to), not in a mandatory sense (i.e., must). The term “include,” and derivations thereof, means “including, but not limited to”. The terms “coupled” and “coupling” mean to be directly or indirectly connected physically for access to and/or for movement (transmission) of instructions (e.g., control signals, address signals, etc.) and data, as appropriate to the context. The terms “data” and “data values” are used interchangeably herein and may have the same meaning, as appropriate to the context (e.g., one or more data units or “bits”).
- While example embodiments including various combinations and configurations of read/latch circuitry, sense amplifiers, read/latch stripes, subrow driver circuitry, subrow drivers, subrow decoders, mask registers, mode registers, and/or multiplexers, among other circuitry for subrow addressing shown and described herein, have been illustrated and described herein, embodiments of the present disclosure are not limited to those combinations explicitly recited herein. Other combinations and configurations of the read/latch circuitry, sense amplifiers, read/latch stripes, subrow driver circuitry, subrow drivers, subrow decoders, mask registers, mode registers, and/or multiplexers, among other circuitry for subrow addressing, disclosed herein are expressly included within the scope of this disclosure.
- Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same results may be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of one or more embodiments of the present disclosure. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one. Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the one or more embodiments of the present disclosure includes other applications in which the above structures and processes are used. Therefore, the scope of one or more embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.
- In the foregoing Detailed Description, some features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
Claims (30)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/846,410 US10332586B1 (en) | 2017-12-19 | 2017-12-19 | Apparatuses and methods for subrow addressing |
US16/115,850 US10438653B2 (en) | 2017-12-19 | 2018-08-29 | Apparatuses and methods for subrow addressing |
KR1020207017662A KR102324698B1 (en) | 2017-12-19 | 2018-12-10 | Apparatus and method for subline addressing |
PCT/US2018/064658 WO2019125796A1 (en) | 2017-12-19 | 2018-12-10 | Apparatuses and methods for subrow addressing |
EP18890882.6A EP3729432A4 (en) | 2017-12-19 | 2018-12-10 | Apparatuses and methods for subrow addressing |
CN201880079472.7A CN111630596A (en) | 2017-12-19 | 2018-12-10 | Apparatus and method for sub-row addressing |
US16/551,854 US10839890B2 (en) | 2017-12-19 | 2019-08-27 | Apparatuses and methods for subrow addressing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/846,410 US10332586B1 (en) | 2017-12-19 | 2017-12-19 | Apparatuses and methods for subrow addressing |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/115,850 Continuation US10438653B2 (en) | 2017-12-19 | 2018-08-29 | Apparatuses and methods for subrow addressing |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190189185A1 true US20190189185A1 (en) | 2019-06-20 |
US10332586B1 US10332586B1 (en) | 2019-06-25 |
Family
ID=66813950
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/846,410 Active US10332586B1 (en) | 2017-12-19 | 2017-12-19 | Apparatuses and methods for subrow addressing |
US16/115,850 Active US10438653B2 (en) | 2017-12-19 | 2018-08-29 | Apparatuses and methods for subrow addressing |
US16/551,854 Active US10839890B2 (en) | 2017-12-19 | 2019-08-27 | Apparatuses and methods for subrow addressing |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/115,850 Active US10438653B2 (en) | 2017-12-19 | 2018-08-29 | Apparatuses and methods for subrow addressing |
US16/551,854 Active US10839890B2 (en) | 2017-12-19 | 2019-08-27 | Apparatuses and methods for subrow addressing |
Country Status (5)
Country | Link |
---|---|
US (3) | US10332586B1 (en) |
EP (1) | EP3729432A4 (en) |
KR (1) | KR102324698B1 (en) |
CN (1) | CN111630596A (en) |
WO (1) | WO2019125796A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190065082A1 (en) * | 2017-08-30 | 2019-02-28 | Micron Technology, Inc. | Memory array accessibility |
US10714166B2 (en) * | 2018-08-13 | 2020-07-14 | Micron Technology, Inc. | Apparatus and methods for decoding memory access addresses for access operations |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6922256B2 (en) | 2017-02-28 | 2021-08-18 | ブラザー工業株式会社 | Liquid supply device and image recording device |
US11117382B2 (en) * | 2017-02-28 | 2021-09-14 | Brother Kogyo Kabushiki Kaisha | Liquid supplying device having tank and cartridge attachable thereto |
US10838732B2 (en) | 2018-12-21 | 2020-11-17 | Micron Technology, Inc. | Apparatuses and methods for ordering bits in a memory device |
US11262949B2 (en) * | 2020-05-28 | 2022-03-01 | Advanced Micro Devices, Inc. | Command throughput in PIM-enabled memory using available data bus bandwidth |
US20240013822A1 (en) * | 2022-07-10 | 2024-01-11 | Micron Technology, Inc. | Adjustable memory cell reliability management |
Family Cites Families (358)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4380046A (en) | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
JPS6032911B2 (en) | 1979-07-26 | 1985-07-31 | 株式会社東芝 | semiconductor storage device |
US4435792A (en) | 1982-06-30 | 1984-03-06 | Sun Microsystems, Inc. | Raster memory manipulation apparatus |
US4727474A (en) | 1983-02-18 | 1988-02-23 | Loral Corporation | Staging memory for massively parallel processor |
EP0214718A3 (en) | 1985-07-22 | 1990-04-04 | Alliant Computer Systems Corporation | Digital computer |
US5201039A (en) | 1987-09-30 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Multiple address-space data processor with addressable register and context switching |
US4843264A (en) | 1987-11-25 | 1989-06-27 | Visic, Inc. | Dynamic sense amplifier for CMOS static RAM |
US5276643A (en) | 1988-08-11 | 1994-01-04 | Siemens Aktiengesellschaft | Integrated semiconductor circuit |
JPH0713858B2 (en) | 1988-08-30 | 1995-02-15 | 三菱電機株式会社 | Semiconductor memory device |
US5023838A (en) | 1988-12-02 | 1991-06-11 | Ncr Corporation | Random access memory device with integral logic capability |
US4958378A (en) | 1989-04-26 | 1990-09-18 | Sun Microsystems, Inc. | Method and apparatus for detecting changes in raster data |
US5253308A (en) | 1989-06-21 | 1993-10-12 | Amber Engineering, Inc. | Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing |
EP0446721B1 (en) | 1990-03-16 | 2000-12-20 | Texas Instruments Incorporated | Distributed processing memory |
JP2744115B2 (en) | 1990-05-21 | 1998-04-28 | 株式会社東芝 | Control circuit of pseudo static RAM |
US5034636A (en) | 1990-06-04 | 1991-07-23 | Motorola, Inc. | Sense amplifier with an integral logic function |
US5210850A (en) | 1990-06-15 | 1993-05-11 | Compaq Computer Corporation | Memory address space determination using programmable limit registers with single-ended comparators |
JP3361825B2 (en) | 1990-08-22 | 2003-01-07 | テキサス インスツルメンツ インコーポレイテツド | Memory array architecture |
JPH06103599B2 (en) | 1990-11-16 | 1994-12-14 | 三菱電機株式会社 | Semiconductor integrated circuit device |
US5325519A (en) | 1991-10-18 | 1994-06-28 | Texas Microsystems, Inc. | Fault tolerant computer with archival rollback capabilities |
FR2685973B1 (en) | 1992-01-03 | 1994-02-25 | France Telecom | MEMORY POINT FOR ASSOCIATIVE MEMORY. |
KR950005095Y1 (en) | 1992-03-18 | 1995-06-22 | 문정환 | A dram with bilateral global bit line |
KR940004434A (en) | 1992-08-25 | 1994-03-15 | 윌리엄 이. 힐러 | Smart Dynamic Random Access Memory and Its Processing Method |
JP2812099B2 (en) * | 1992-10-06 | 1998-10-15 | 日本電気株式会社 | Semiconductor memory |
KR950004854B1 (en) | 1992-10-08 | 1995-05-15 | 삼성전자 주식회사 | Semiconductor memory device |
US5485373A (en) | 1993-03-25 | 1996-01-16 | Taligent, Inc. | Language-sensitive text searching system with modified Boyer-Moore process |
US5440482A (en) | 1993-03-25 | 1995-08-08 | Taligent, Inc. | Forward and reverse Boyer-Moore string searching of multilingual text having a defined collation order |
JP3267436B2 (en) | 1993-04-19 | 2002-03-18 | 三菱電機株式会社 | Semiconductor device |
US5754478A (en) | 1993-04-20 | 1998-05-19 | Micron Technology, Inc. | Fast, low power, write scheme for memory circuits using pulsed off isolation device |
US5369622A (en) | 1993-04-20 | 1994-11-29 | Micron Semiconductor, Inc. | Memory with isolated digit lines |
JP2663838B2 (en) | 1993-07-27 | 1997-10-15 | 日本電気株式会社 | Semiconductor integrated circuit device |
JP3252306B2 (en) | 1993-08-10 | 2002-02-04 | 株式会社日立製作所 | Semiconductor nonvolatile storage device |
JP3904244B2 (en) | 1993-09-17 | 2007-04-11 | 株式会社ルネサステクノロジ | Single chip data processor |
JP3272888B2 (en) * | 1993-12-28 | 2002-04-08 | 株式会社東芝 | Semiconductor storage device |
US5440516A (en) * | 1994-01-27 | 1995-08-08 | Sgs-Thomson Microelectronics, Inc. | Testing circuitry of internal peripheral blocks in a semiconductor memory device and method of testing the same |
JP3251421B2 (en) | 1994-04-11 | 2002-01-28 | 株式会社日立製作所 | Semiconductor integrated circuit |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
JPH0831168A (en) | 1994-07-13 | 1996-02-02 | Hitachi Ltd | Semiconductor storage device |
US5481500A (en) | 1994-07-22 | 1996-01-02 | International Business Machines Corporation | Precharged bit decoder and sense amplifier with integrated latch usable in pipelined memories |
US5615404A (en) | 1994-10-31 | 1997-03-25 | Intel Corporation | System having independently addressable bus interfaces coupled to serially connected multi-ported signal distributors generating and maintaining frame based polling schedule favoring isochronous peripherals |
US5638128A (en) | 1994-11-08 | 1997-06-10 | General Instrument Corporation Of Delaware | Pixel interpolation filters for video decompression processor |
US5724366A (en) | 1995-05-16 | 1998-03-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
KR0146530B1 (en) | 1995-05-25 | 1998-09-15 | 김광호 | Semiconductor memory device |
US7301541B2 (en) | 1995-08-16 | 2007-11-27 | Microunity Systems Engineering, Inc. | Programmable processor and method with wide operations |
JP2812262B2 (en) | 1995-08-31 | 1998-10-22 | 日本電気株式会社 | Associative memory |
US6385634B1 (en) | 1995-08-31 | 2002-05-07 | Intel Corporation | Method for performing multiply-add operations on packed data |
JP2817836B2 (en) | 1995-11-30 | 1998-10-30 | 日本電気株式会社 | Semiconductor memory device |
JP3356612B2 (en) | 1996-02-29 | 2002-12-16 | インターナショナル・ビジネス・マシーンズ・コーポレーション | High-speed contour smoothing method and apparatus |
JPH09288614A (en) * | 1996-04-22 | 1997-11-04 | Mitsubishi Electric Corp | Semiconductor integrated circuit device, semiconductor storage device and control circuit therefor |
US6092186A (en) | 1996-05-07 | 2000-07-18 | Lucent Technologies Inc. | Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device |
KR100246311B1 (en) * | 1996-09-17 | 2000-03-15 | 김영환 | Semiconductor memory device |
US5915084A (en) | 1996-09-30 | 1999-06-22 | Advanced Micro Devices, Inc. | Scannable sense amplifier circuit |
JP3280867B2 (en) | 1996-10-03 | 2002-05-13 | シャープ株式会社 | Semiconductor storage device |
KR100253277B1 (en) * | 1997-02-19 | 2000-05-01 | 김영환 | Hierarchy word line structure |
US5991209A (en) | 1997-04-11 | 1999-11-23 | Raytheon Company | Split sense amplifier and staging buffer for wide memory architecture |
JP3592887B2 (en) | 1997-04-30 | 2004-11-24 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US6510098B1 (en) | 1997-05-28 | 2003-01-21 | Cirrus Logic, Inc. | Method and apparatus for transferring data in a dual port memory |
JPH1115773A (en) | 1997-06-24 | 1999-01-22 | Matsushita Electron Corp | Semiconductor integrated circuit, computer system, data processor and data processing method |
US5935263A (en) | 1997-07-01 | 1999-08-10 | Micron Technology, Inc. | Method and apparatus for memory array compressed data testing |
US6195734B1 (en) | 1997-07-02 | 2001-02-27 | Micron Technology, Inc. | System for implementing a graphic address remapping table as a virtual register file in system memory |
US6181698B1 (en) | 1997-07-09 | 2001-01-30 | Yoichi Hariguchi | Network routing table using content addressable memory |
US6025221A (en) | 1997-08-22 | 2000-02-15 | Micron Technology, Inc. | Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks |
US5991785A (en) | 1997-11-13 | 1999-11-23 | Lucent Technologies Inc. | Determining an extremum value and its index in an array using a dual-accumulation processor |
US5867429A (en) | 1997-11-19 | 1999-02-02 | Sandisk Corporation | High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates |
US6163862A (en) | 1997-12-01 | 2000-12-19 | International Business Machines Corporation | On-chip test circuit for evaluating an on-chip signal using an external test signal |
JP3488612B2 (en) | 1997-12-11 | 2004-01-19 | 株式会社東芝 | Sense amplifier circuit |
US5986942A (en) | 1998-01-20 | 1999-11-16 | Nec Corporation | Semiconductor memory device |
JPH11260057A (en) | 1998-03-13 | 1999-09-24 | Nec Corp | Semiconductor memory device |
JPH11265995A (en) | 1998-03-17 | 1999-09-28 | Mitsubishi Electric Corp | Semiconductor storage device |
JPH11306751A (en) | 1998-04-22 | 1999-11-05 | Toshiba Corp | Semiconductor storage |
US6314042B1 (en) * | 1998-05-22 | 2001-11-06 | Mitsubishi Denki Kabushiki Kaisha | Fast accessible semiconductor memory device |
JP2000040361A (en) * | 1998-07-21 | 2000-02-08 | Mitsubishi Electric Corp | Semiconductor memory of divided word line type |
US6005799A (en) | 1998-08-06 | 1999-12-21 | Silicon Aquarius | Methods and circuits for single-memory dynamic cell multivalue data storage |
US6141286A (en) | 1998-08-21 | 2000-10-31 | Micron Technology, Inc. | Embedded DRAM architecture with local data drivers and programmable number of data read and data write lines |
US7409694B2 (en) | 1998-09-09 | 2008-08-05 | Microsoft Corporation | Highly componentized system architecture with loadable virtual memory manager |
JP2000100195A (en) * | 1998-09-22 | 2000-04-07 | Nec Corp | Semiconductor storage device with redundant circuit |
JP2000173269A (en) | 1998-12-08 | 2000-06-23 | Mitsubishi Electric Corp | Semiconductor storage device |
KR100381968B1 (en) | 1998-12-30 | 2004-03-24 | 주식회사 하이닉스반도체 | High speed action DRAM |
US5999435A (en) | 1999-01-15 | 1999-12-07 | Fast-Chip, Inc. | Content addressable memory device |
US6389507B1 (en) | 1999-01-15 | 2002-05-14 | Gigabus, Inc. | Memory device search system and method |
US6134164A (en) | 1999-04-22 | 2000-10-17 | International Business Machines Corp. | Sensing circuit for a memory cell array |
US6741104B2 (en) | 1999-05-26 | 2004-05-25 | Micron Technology, Inc. | DRAM sense amplifier for low voltages |
US6157578A (en) | 1999-07-15 | 2000-12-05 | Stmicroelectronics, Inc. | Method and apparatus for accessing a memory device |
JP3416083B2 (en) * | 1999-08-31 | 2003-06-16 | 株式会社日立製作所 | Semiconductor device |
US6208544B1 (en) | 1999-09-09 | 2001-03-27 | Harris Corporation | Content addressable memory cell providing simultaneous read and compare capability |
US6578058B1 (en) | 1999-10-06 | 2003-06-10 | Agilent Technologies, Inc. | System and method for comparing values from target systems |
US7124221B1 (en) | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
US6418498B1 (en) | 1999-12-30 | 2002-07-09 | Intel Corporation | Integrated system management memory for system management interrupt handler independent of BIOS and operating system |
JP4627103B2 (en) | 2000-01-18 | 2011-02-09 | 富士通セミコンダクター株式会社 | Semiconductor memory device and control method thereof |
US6687175B1 (en) | 2000-02-04 | 2004-02-03 | Renesas Technology Corporation | Semiconductor device |
AU2001239907A1 (en) | 2000-02-29 | 2001-09-12 | Stephen J. Guerreri | Method and apparatus for building a memory image |
JP3983969B2 (en) | 2000-03-08 | 2007-09-26 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US7028170B2 (en) | 2000-03-08 | 2006-04-11 | Sun Microsystems, Inc. | Processing architecture having a compare capability |
US6678678B2 (en) | 2000-03-09 | 2004-01-13 | Braodcom Corporation | Method and apparatus for high speed table search |
JP3822412B2 (en) | 2000-03-28 | 2006-09-20 | 株式会社東芝 | Semiconductor memory device |
US6965648B1 (en) | 2000-05-04 | 2005-11-15 | Sun Microsystems, Inc. | Source synchronous link integrity validation |
JP2004502267A (en) | 2000-07-07 | 2004-01-22 | モサイド・テクノロジーズ・インコーポレイテッド | High-speed DRAM architecture with uniform access latency |
US6466499B1 (en) | 2000-07-11 | 2002-10-15 | Micron Technology, Inc. | DRAM sense amplifier having pre-charged transistor body nodes |
US7302582B2 (en) | 2000-08-21 | 2007-11-27 | United States Postal Service | Delivery point validation system |
US6301164B1 (en) | 2000-08-25 | 2001-10-09 | Micron Technology, Inc. | Antifuse method to repair columns in a prefetched output memory architecture |
US6704828B1 (en) | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | System and method for implementing data pre-fetch having reduced data lines and/or higher data rates |
US6948056B1 (en) | 2000-09-28 | 2005-09-20 | Intel Corporation | Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages |
JP2002133873A (en) * | 2000-10-23 | 2002-05-10 | Matsushita Electric Ind Co Ltd | Semiconductor memory |
US6304477B1 (en) | 2001-01-31 | 2001-10-16 | Motorola, Inc. | Content addressable magnetic random access memory |
US6563754B1 (en) | 2001-02-08 | 2003-05-13 | Integrated Device Technology, Inc. | DRAM circuit with separate refresh memory |
US6650158B2 (en) | 2001-02-21 | 2003-11-18 | Ramtron International Corporation | Ferroelectric non-volatile logic elements |
US6807614B2 (en) | 2001-07-19 | 2004-10-19 | Shine C. Chung | Method and apparatus for using smart memories in computing |
US7546438B2 (en) | 2001-07-19 | 2009-06-09 | Chung Shine C | Algorithm mapping, specialized instructions and architecture features for smart memory computing |
ITRM20010531A1 (en) | 2001-08-31 | 2003-02-28 | Micron Technology Inc | LOW POWER AND HIGH VOLTAGE DETECTOR DEVICE FOR DITIPO FLASH MEMORIES. |
US7260672B2 (en) | 2001-09-07 | 2007-08-21 | Intel Corporation | Using data stored in a destructive-read memory |
US7062689B2 (en) | 2001-12-20 | 2006-06-13 | Arm Limited | Method and apparatus for memory self testing |
US20040073773A1 (en) | 2002-02-06 | 2004-04-15 | Victor Demjanenko | Vector processor architecture and methods performed therein |
US6707729B2 (en) | 2002-02-15 | 2004-03-16 | Micron Technology, Inc. | Physically alternating sense amplifier activation |
WO2003088033A1 (en) | 2002-04-09 | 2003-10-23 | University Of Rochester | Multiplier-based processor-in-memory architectures for image and graphics processing |
JP2003331598A (en) | 2002-05-13 | 2003-11-21 | Mitsubishi Electric Corp | Semiconductor memory device |
US7406494B2 (en) | 2002-05-14 | 2008-07-29 | Texas Instruments Incorporated | Method of generating a cycle-efficient bit-reverse index array for a wireless communication system |
JP2003346484A (en) | 2002-05-23 | 2003-12-05 | Mitsubishi Electric Corp | Nonvolatile semiconductor storage device |
US6789099B2 (en) | 2002-06-10 | 2004-09-07 | International Business Machines Corporation | Sense-amp based adder with source follower evaluation tree |
US7054178B1 (en) | 2002-09-06 | 2006-05-30 | Etron Technology, Inc. | Datapath architecture for high area efficiency |
US6987693B2 (en) | 2002-09-24 | 2006-01-17 | Sandisk Corporation | Non-volatile memory and method with reduced neighboring field errors |
KR100510491B1 (en) * | 2002-10-07 | 2005-08-26 | 삼성전자주식회사 | Semiconductor memory device, having partial activation structure, capable page mode operation and Operation method there-of |
US7079407B1 (en) | 2002-10-18 | 2006-07-18 | Netlogic Microsystems, Inc. | Content addressable memory (CAM) device including match line sensing |
US6765834B2 (en) | 2002-11-19 | 2004-07-20 | Hewlett-Packard Development Company, L.P. | System and method for sensing memory cells of an array of memory cells |
KR100546307B1 (en) | 2002-12-05 | 2006-01-26 | 삼성전자주식회사 | Semiconductor device comprising precharge circuit for precharging and/or equalizing global input and output line and layout of precharging and/or equalizing transistor |
US6731542B1 (en) | 2002-12-05 | 2004-05-04 | Advanced Micro Devices, Inc. | Circuit for accurate memory read operations |
US6888372B1 (en) | 2002-12-20 | 2005-05-03 | Altera Corporation | Programmable logic device with soft multiplier |
WO2004059651A2 (en) | 2002-12-27 | 2004-07-15 | Solid State System Co., Ltd. | Nonvolatile memory unit with specific cache |
US7346903B2 (en) | 2003-02-04 | 2008-03-18 | Sun Microsystems, Inc. | Compiling and linking modules of a cycle-based logic design |
US6768679B1 (en) | 2003-02-10 | 2004-07-27 | Advanced Micro Devices, Inc. | Selection circuit for accurate memory read operations |
US6819612B1 (en) | 2003-03-13 | 2004-11-16 | Advanced Micro Devices, Inc. | Apparatus and method for a sense amplifier circuit that samples and holds a reference voltage |
US6865122B2 (en) | 2003-04-11 | 2005-03-08 | Intel Corporation | Reclaiming blocks in a block-alterable memory |
US7447720B2 (en) | 2003-04-23 | 2008-11-04 | Micron Technology, Inc. | Method for finding global extrema of a set of bytes distributed across an array of parallel processing elements |
US7454451B2 (en) | 2003-04-23 | 2008-11-18 | Micron Technology, Inc. | Method for finding local extrema of a set of values for a parallel processing element |
US7574466B2 (en) | 2003-04-23 | 2009-08-11 | Micron Technology, Inc. | Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements |
US9015390B2 (en) | 2003-04-25 | 2015-04-21 | Micron Technology, Inc. | Active memory data compression system and method |
DE10319271A1 (en) | 2003-04-29 | 2004-11-25 | Infineon Technologies Ag | Memory circuitry and manufacturing method |
JP3898152B2 (en) | 2003-05-27 | 2007-03-28 | ローム株式会社 | Storage device with operation function and operation storage method |
DE602004007532T2 (en) | 2003-09-04 | 2008-03-20 | Nxp B.V. | INTEGRATED CIRCUIT AND METHOD FOR CACHE MICROPOSITION |
JP2005085404A (en) * | 2003-09-10 | 2005-03-31 | Matsushita Electric Ind Co Ltd | Semiconductor storage device |
US6956770B2 (en) | 2003-09-17 | 2005-10-18 | Sandisk Corporation | Non-volatile memory and method with bit line compensation dependent on neighboring operating modes |
US7177183B2 (en) | 2003-09-30 | 2007-02-13 | Sandisk 3D Llc | Multiple twin cell non-volatile memory array and logic block structure and method therefor |
US7913125B2 (en) | 2003-11-04 | 2011-03-22 | Lsi Corporation | BISR mode to test the redundant elements and regular functional memory to avoid test escapes |
US6950771B1 (en) | 2003-12-09 | 2005-09-27 | Xilinx, Inc. | Correlation of electrical test data with physical defect data |
JP4487237B2 (en) * | 2003-12-25 | 2010-06-23 | エルピーダメモリ株式会社 | Semiconductor device |
US7631236B2 (en) | 2004-01-29 | 2009-12-08 | International Business Machines Corporation | Hybrid built-in self test (BIST) architecture for embedded memory arrays and an associated method |
US7401281B2 (en) | 2004-01-29 | 2008-07-15 | International Business Machines Corporation | Remote BIST high speed test and redundancy calculation |
JP4819316B2 (en) | 2004-02-23 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US7088606B2 (en) | 2004-03-10 | 2006-08-08 | Altera Corporation | Dynamic RAM storage techniques |
US7020017B2 (en) | 2004-04-06 | 2006-03-28 | Sandisk Corporation | Variable programming of non-volatile memory |
US7120063B1 (en) | 2004-05-07 | 2006-10-10 | Spansion Llc | Flash memory cell and methods for programming and erasing |
US8522205B2 (en) | 2004-05-18 | 2013-08-27 | Oracle International Corporation | Packaging multiple groups of read-only files of an application's components into multiple shared libraries |
JP2006127460A (en) | 2004-06-09 | 2006-05-18 | Renesas Technology Corp | Semiconductor device, semiconductor signal processing apparatus and crossbar switch |
US7061817B2 (en) | 2004-06-30 | 2006-06-13 | Micron Technology, Inc. | Data path having grounded precharge operation and test compression capability |
US7116602B2 (en) | 2004-07-15 | 2006-10-03 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US7434024B2 (en) | 2004-08-30 | 2008-10-07 | Ati Technologies, Inc. | SIMD processor with register addressing, buffer stall and methods |
US7685365B2 (en) | 2004-09-30 | 2010-03-23 | Intel Corporation | Transactional memory execution utilizing virtual memory |
US20060069849A1 (en) | 2004-09-30 | 2006-03-30 | Rudelic John C | Methods and apparatus to update information in a memory |
US20060149804A1 (en) | 2004-11-30 | 2006-07-06 | International Business Machines Corporation | Multiply-sum dot product instruction with mask and splat |
US7230851B2 (en) | 2004-12-23 | 2007-06-12 | Sandisk Corporation | Reducing floating gate to floating gate coupling effect |
KR100673901B1 (en) | 2005-01-28 | 2007-01-25 | 주식회사 하이닉스반도체 | Semiconductor device for low voltage |
US7543119B2 (en) | 2005-02-10 | 2009-06-02 | Richard Edward Hessel | Vector processor |
US7624313B2 (en) | 2005-03-28 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | TCAM BIST with redundancy |
US7187585B2 (en) | 2005-04-05 | 2007-03-06 | Sandisk Corporation | Read operation for non-volatile storage that includes compensation for coupling |
US7196928B2 (en) | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling during read operations of non-volatile memory |
US7193898B2 (en) | 2005-06-20 | 2007-03-20 | Sandisk Corporation | Compensation currents in non-volatile memory read operations |
KR100720644B1 (en) | 2005-11-17 | 2007-05-21 | 삼성전자주식회사 | Memory device and method of operating the same |
JP4804479B2 (en) | 2005-12-13 | 2011-11-02 | スパンション エルエルシー | Semiconductor device and control method thereof |
JP5129450B2 (en) | 2006-01-16 | 2013-01-30 | ルネサスエレクトロニクス株式会社 | Information processing device |
US8077533B2 (en) | 2006-01-23 | 2011-12-13 | Freescale Semiconductor, Inc. | Memory and method for sensing data in a memory using complementary sensing scheme |
JP4989900B2 (en) | 2006-01-31 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | Parallel processing unit |
US7400532B2 (en) | 2006-02-16 | 2008-07-15 | Micron Technology, Inc. | Programming method to reduce gate coupling interference for non-volatile memory |
US7408832B2 (en) | 2006-03-21 | 2008-08-05 | Mediatek Inc. | Memory control method and apparatuses |
KR100755370B1 (en) | 2006-04-17 | 2007-09-04 | 삼성전자주식회사 | Semiconductor memory device |
TW200828333A (en) | 2006-04-28 | 2008-07-01 | Samsung Electronics Co Ltd | Sense amplifier circuit and sense amplifier-based flip-flop having the same |
US7752417B2 (en) | 2006-06-05 | 2010-07-06 | Oracle America, Inc. | Dynamic selection of memory virtualization techniques |
US7372715B2 (en) | 2006-06-14 | 2008-05-13 | Micron Technology, Inc. | Architecture and method for NAND flash memory |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US7724559B2 (en) | 2006-07-14 | 2010-05-25 | International Business Machines Corporation | Self-referenced match-line sense amplifier for content addressable memories |
US7885119B2 (en) | 2006-07-20 | 2011-02-08 | Sandisk Corporation | Compensating for coupling during programming |
US7443729B2 (en) | 2006-07-20 | 2008-10-28 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US7692466B2 (en) | 2006-08-18 | 2010-04-06 | Ati Technologies Ulc | Sense amplifier based flip-flop |
US7805587B1 (en) | 2006-11-01 | 2010-09-28 | Nvidia Corporation | Memory addressing controlled by PTE fields |
US8151082B2 (en) | 2007-12-06 | 2012-04-03 | Fusion-Io, Inc. | Apparatus, system, and method for converting a storage request into an append data storage command |
US7471536B2 (en) | 2006-12-08 | 2008-12-30 | Texas Instruments Incorporated | Match mismatch emulation scheme for an addressed location in a CAM |
US7460387B2 (en) | 2007-01-05 | 2008-12-02 | International Business Machines Corporation | eDRAM hierarchical differential sense amp |
US7743303B2 (en) | 2007-01-22 | 2010-06-22 | Micron Technology, Inc. | Defective memory block remapping method and system, and memory device and processor-based system using same |
US7937535B2 (en) | 2007-02-22 | 2011-05-03 | Arm Limited | Managing cache coherency in a data processing apparatus |
US7804718B2 (en) | 2007-03-07 | 2010-09-28 | Mosaid Technologies Incorporated | Partial block erase architecture for flash memory |
US7492640B2 (en) | 2007-06-07 | 2009-02-17 | Sandisk Corporation | Sensing with bit-line lockout control in non-volatile memory |
JP2009009665A (en) | 2007-06-29 | 2009-01-15 | Elpida Memory Inc | Semiconductor storage device |
US7996749B2 (en) | 2007-07-03 | 2011-08-09 | Altera Corporation | Signal loss detector for high-speed serial interface of a programmable logic device |
US7489543B1 (en) | 2007-07-25 | 2009-02-10 | Micron Technology, Inc. | Programming multilevel cell memory arrays |
US7694195B2 (en) | 2007-08-14 | 2010-04-06 | Dell Products L.P. | System and method for using a memory mapping function to map memory defects |
US7869273B2 (en) | 2007-09-04 | 2011-01-11 | Sandisk Corporation | Reducing the impact of interference during programming |
US7787319B2 (en) | 2007-09-06 | 2010-08-31 | Innovative Silicon Isi Sa | Sense amplifier circuitry for integrated circuit having memory cell array, and method of operating same |
US8042082B2 (en) | 2007-09-12 | 2011-10-18 | Neal Solomon | Three dimensional memory in a system on a chip |
US7965564B2 (en) | 2007-09-18 | 2011-06-21 | Zikbit Ltd. | Processor arrays made of standard memory cells |
US7663928B2 (en) | 2007-10-09 | 2010-02-16 | Ememory Technology Inc. | Sense amplifier circuit having current mirror architecture |
US8156299B2 (en) | 2007-10-19 | 2012-04-10 | Virident Systems Inc. | Managing memory systems containing components with asymmetric characteristics |
US7924628B2 (en) | 2007-11-14 | 2011-04-12 | Spansion Israel Ltd | Operation of a non-volatile memory array |
US7979667B2 (en) | 2007-12-10 | 2011-07-12 | Spansion Llc | Memory array search engine |
US7755960B2 (en) | 2007-12-17 | 2010-07-13 | Stmicroelectronics Sa | Memory including a performance test circuit |
US8495438B2 (en) | 2007-12-28 | 2013-07-23 | Texas Instruments Incorporated | Technique for memory imprint reliability improvement |
US7808854B2 (en) | 2008-02-19 | 2010-10-05 | Kabushiki Kaisha Toshiba | Systems and methods for data transfers between memory cells |
JP5194302B2 (en) | 2008-02-20 | 2013-05-08 | ルネサスエレクトロニクス株式会社 | Semiconductor signal processing equipment |
US8332580B2 (en) | 2008-04-02 | 2012-12-11 | Zikbit Ltd. | System, method and apparatus for memory with embedded associative section for computations |
US20090254694A1 (en) | 2008-04-02 | 2009-10-08 | Zikbit Ltd. | Memory device with integrated parallel processing |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US8339824B2 (en) | 2008-07-02 | 2012-12-25 | Cooke Laurence H | Nearest neighbor serial content addressable memory |
US8417921B2 (en) | 2008-08-15 | 2013-04-09 | Apple Inc. | Running-min and running-max instructions for processing vectors using a base value from a key element of an input vector |
US8555037B2 (en) | 2008-08-15 | 2013-10-08 | Apple Inc. | Processing vectors using wrapping minima and maxima instructions in the macroscalar architecture |
US8259509B2 (en) | 2008-08-18 | 2012-09-04 | Elpida Memory, Inc. | Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality |
ITRM20080543A1 (en) | 2008-10-09 | 2010-04-10 | Micron Technology Inc | ARCHITECTURE AND METHOD FOR MEMORY PROGRAMMING. |
JP2010146620A (en) | 2008-12-17 | 2010-07-01 | Elpida Memory Inc | Semiconductor memory device |
KR101596283B1 (en) | 2008-12-19 | 2016-02-23 | 삼성전자 주식회사 | Semiconductor memory device having improved precharge scheme for local I/O lines |
KR101622922B1 (en) | 2009-03-06 | 2016-05-20 | 삼성전자 주식회사 | Semiconductor memory device having improved precharge scheme for local I/O lines |
US8484276B2 (en) | 2009-03-18 | 2013-07-09 | International Business Machines Corporation | Processing array data on SIMD multi-core processor architectures |
KR20100134235A (en) | 2009-06-15 | 2010-12-23 | 삼성전자주식회사 | Semiconductor memory device |
US7898864B2 (en) | 2009-06-24 | 2011-03-01 | Sandisk Corporation | Read operation for memory with compensation for coupling based on write-erase cycles |
US8412985B1 (en) | 2009-06-30 | 2013-04-02 | Micron Technology, Inc. | Hardwired remapped memory |
US8412987B2 (en) | 2009-06-30 | 2013-04-02 | Micron Technology, Inc. | Non-volatile memory to store memory remap information |
US9076527B2 (en) | 2009-07-16 | 2015-07-07 | Mikamonu Group Ltd. | Charge sharing in a TCAM array |
US8238173B2 (en) | 2009-07-16 | 2012-08-07 | Zikbit Ltd | Using storage cells to perform computation |
JP4951041B2 (en) | 2009-08-06 | 2012-06-13 | 株式会社東芝 | Semiconductor memory device |
US8059438B2 (en) | 2009-08-28 | 2011-11-15 | International Business Machines Corporation | Content addressable memory array programmed to perform logic operations |
US8077532B2 (en) | 2009-09-02 | 2011-12-13 | Micron Technology, Inc. | Small unit internal verify read in a memory device |
US8482975B2 (en) | 2009-09-14 | 2013-07-09 | Micron Technology, Inc. | Memory kink checking |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
US9477636B2 (en) | 2009-10-21 | 2016-10-25 | Micron Technology, Inc. | Memory having internal processors and data communication methods in memory |
US20120246380A1 (en) | 2009-10-21 | 2012-09-27 | Avidan Akerib | Neighborhood operations for parallel processing |
US8650232B2 (en) | 2009-10-26 | 2014-02-11 | Via Technologies, Inc. | System and method for determination of a horizontal minimum of digital values |
KR101634340B1 (en) | 2009-11-03 | 2016-06-28 | 삼성전자주식회사 | Method for programming semiconductor memory device |
US8583896B2 (en) | 2009-11-13 | 2013-11-12 | Nec Laboratories America, Inc. | Massively parallel processing core with plural chains of processing elements and respective smart memory storing select data received from each chain |
KR20110054773A (en) | 2009-11-18 | 2011-05-25 | 삼성전자주식회사 | Semiconductor memory device for improving bit line disturbance |
US8089815B2 (en) | 2009-11-24 | 2012-01-03 | Sandisk Technologies Inc. | Programming memory with bit line floating to reduce channel-to-floating gate coupling |
US8605015B2 (en) | 2009-12-23 | 2013-12-10 | Syndiant, Inc. | Spatial light modulator with masking-comparators |
JP2011146102A (en) | 2010-01-15 | 2011-07-28 | Elpida Memory Inc | Semiconductor device and data processing system |
CN102812518B (en) | 2010-01-28 | 2015-10-21 | 惠普发展公司,有限责任合伙企业 | Access method of storage and device |
CN102141905B (en) | 2010-01-29 | 2015-02-25 | 上海芯豪微电子有限公司 | Processor system structure |
US8164942B2 (en) | 2010-02-01 | 2012-04-24 | International Business Machines Corporation | High performance eDRAM sense amplifier |
US8533245B1 (en) | 2010-03-03 | 2013-09-10 | Altera Corporation | Multipliers with a reduced number of memory blocks |
WO2011137189A1 (en) | 2010-04-27 | 2011-11-03 | Cornell Research Foundation | System and methods for mapping and searching objects in multidimensional space |
KR101119371B1 (en) | 2010-04-29 | 2012-03-06 | 주식회사 하이닉스반도체 | Semiconductor memory apparatus and a method of operating thereof |
US8559232B2 (en) | 2010-05-03 | 2013-10-15 | Aplus Flash Technology, Inc. | DRAM-like NVM memory array and sense amplifier design for high temperature and high endurance operation |
US8351278B2 (en) | 2010-06-23 | 2013-01-08 | International Business Machines Corporation | Jam latch for latching memory array output data |
KR101143471B1 (en) | 2010-07-02 | 2012-05-11 | 에스케이하이닉스 주식회사 | Sense amplifier and semiconductor apparatus including the same |
US20120017039A1 (en) | 2010-07-16 | 2012-01-19 | Plx Technology, Inc. | Caching using virtual memory |
US8462532B1 (en) | 2010-08-31 | 2013-06-11 | Netlogic Microsystems, Inc. | Fast quaternary content addressable memory cell |
US8347154B2 (en) | 2010-09-21 | 2013-01-01 | International Business Machines Corporation | Use of hashing function to distinguish random and repeat errors in a memory system |
US8904115B2 (en) | 2010-09-28 | 2014-12-02 | Texas Instruments Incorporated | Cache with multiple access pipelines |
US8332367B2 (en) | 2010-10-20 | 2012-12-11 | International Business Machines Corporation | Parallel data redundancy removal |
KR101148352B1 (en) | 2010-11-02 | 2012-05-21 | 에스케이하이닉스 주식회사 | Semiconductor memory device and method for operating thereof |
JP5528987B2 (en) | 2010-11-11 | 2014-06-25 | ピーエスフォー ルクスコ エスエイアールエル | Semiconductor device |
US8553482B2 (en) | 2010-11-29 | 2013-10-08 | Apple Inc. | Sense amplifier and sense amplifier latch having common control |
WO2012104674A1 (en) | 2011-01-31 | 2012-08-09 | Freescale Semiconductor, Inc. | Integrated circuit device and method for determining an index of an extreme value within an array of values |
KR20120088973A (en) | 2011-02-01 | 2012-08-09 | 삼성전자주식회사 | Local sense amplifier and semiconductor memory device including the same |
JP2012174016A (en) | 2011-02-22 | 2012-09-10 | Renesas Electronics Corp | Data processor and data processing method thereof |
JP5259765B2 (en) | 2011-03-29 | 2013-08-07 | 株式会社東芝 | Nonvolatile semiconductor memory |
US8725730B2 (en) | 2011-05-23 | 2014-05-13 | Hewlett-Packard Development Company, L.P. | Responding to a query in a data processing system |
US8706958B2 (en) | 2011-09-01 | 2014-04-22 | Thomas Hein | Data mask encoding in data bit inversion scheme |
KR20140085468A (en) | 2011-10-28 | 2014-07-07 | 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. | Row shifting shiftable memory |
US8891297B2 (en) | 2011-11-01 | 2014-11-18 | Micron Technology, Inc. | Memory cell sensing |
US9830158B2 (en) | 2011-11-04 | 2017-11-28 | Nvidia Corporation | Speculative execution and rollback |
KR101321481B1 (en) | 2011-11-04 | 2013-10-28 | 에스케이하이닉스 주식회사 | Semiconductor Memory Apparatus and Test Circuit Therefor |
KR20130052971A (en) | 2011-11-14 | 2013-05-23 | 삼성전자주식회사 | Method of operating non-volatile memory devices |
WO2013078085A1 (en) | 2011-11-22 | 2013-05-30 | Mips Technologies, Inc. | Processor with kernel mode access to user space virtual addresses |
WO2013081588A1 (en) | 2011-11-30 | 2013-06-06 | Intel Corporation | Instruction and logic to provide vector horizontal compare functionality |
WO2013095592A1 (en) | 2011-12-22 | 2013-06-27 | Intel Corporation | Apparatus and method for vector compute and accumulate |
KR20130072869A (en) | 2011-12-22 | 2013-07-02 | 에스케이하이닉스 주식회사 | Precharge circuit and non-volatile memory device |
US20130286705A1 (en) | 2012-04-26 | 2013-10-31 | David B. Grover | Low power content addressable memory hitline precharge and sensing circuit |
US8938603B2 (en) | 2012-05-31 | 2015-01-20 | Samsung Electronics Co., Ltd. | Cache system optimized for cache miss detection |
US20130332707A1 (en) | 2012-06-07 | 2013-12-12 | Intel Corporation | Speed up big-number multiplication using single instruction multiple data (simd) architectures |
KR102062301B1 (en) | 2013-01-03 | 2020-01-03 | 삼성전자주식회사 | Page copy method in memory device and page management method in memory system |
US20140215185A1 (en) | 2013-01-29 | 2014-07-31 | Atmel Norway | Fetching instructions of a loop routine |
US20140219007A1 (en) * | 2013-02-07 | 2014-08-07 | Nvidia Corporation | Dram with segmented page configuration |
US9158667B2 (en) * | 2013-03-04 | 2015-10-13 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9171153B2 (en) | 2013-05-17 | 2015-10-27 | Hewlett-Packard Development Company, L.P. | Bloom filter with memory element |
US8964496B2 (en) | 2013-07-26 | 2015-02-24 | Micron Technology, Inc. | Apparatuses and methods for performing compare operations using sensing circuitry |
US8971124B1 (en) | 2013-08-08 | 2015-03-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
CN104424158A (en) * | 2013-08-19 | 2015-03-18 | 上海芯豪微电子有限公司 | General unit-based high-performance processor system and method |
US9153305B2 (en) | 2013-08-30 | 2015-10-06 | Micron Technology, Inc. | Independently addressable memory array address spaces |
US9019785B2 (en) | 2013-09-19 | 2015-04-28 | Micron Technology, Inc. | Data shifting via a number of isolation devices |
US9449675B2 (en) | 2013-10-31 | 2016-09-20 | Micron Technology, Inc. | Apparatuses and methods for identifying an extremum value stored in an array of memory cells |
US9430191B2 (en) | 2013-11-08 | 2016-08-30 | Micron Technology, Inc. | Division operations for memory |
US20150270015A1 (en) | 2014-03-19 | 2015-09-24 | Micron Technology, Inc. | Memory mapping |
US9934856B2 (en) | 2014-03-31 | 2018-04-03 | Micron Technology, Inc. | Apparatuses and methods for comparing data patterns in memory |
KR102193444B1 (en) | 2014-04-28 | 2020-12-21 | 삼성전자주식회사 | Semiconductor memory device and memory system including the same |
US10838865B2 (en) | 2014-05-08 | 2020-11-17 | Micron Technology, Inc. | Stacked memory device system interconnect directory-based cache coherence methodology |
EP3140749B1 (en) | 2014-05-08 | 2021-01-13 | Micron Technology, INC. | In-memory lightweight coherency |
US9704540B2 (en) | 2014-06-05 | 2017-07-11 | Micron Technology, Inc. | Apparatuses and methods for parity determination using sensing circuitry |
US9830999B2 (en) | 2014-06-05 | 2017-11-28 | Micron Technology, Inc. | Comparison operations in memory |
US9779019B2 (en) | 2014-06-05 | 2017-10-03 | Micron Technology, Inc. | Data storage layout |
US9910787B2 (en) | 2014-06-05 | 2018-03-06 | Micron Technology, Inc. | Virtual address table |
US9711206B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9711207B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US10074407B2 (en) | 2014-06-05 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for performing invert operations using sensing circuitry |
US9449674B2 (en) | 2014-06-05 | 2016-09-20 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9455020B2 (en) | 2014-06-05 | 2016-09-27 | Micron Technology, Inc. | Apparatuses and methods for performing an exclusive or operation using sensing circuitry |
US9496023B2 (en) | 2014-06-05 | 2016-11-15 | Micron Technology, Inc. | Comparison operations on logical representations of values in memory |
US9786335B2 (en) | 2014-06-05 | 2017-10-10 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9847110B2 (en) | 2014-09-03 | 2017-12-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector |
US10068652B2 (en) | 2014-09-03 | 2018-09-04 | Micron Technology, Inc. | Apparatuses and methods for determining population count |
US9740607B2 (en) | 2014-09-03 | 2017-08-22 | Micron Technology, Inc. | Swap operations in memory |
US9589602B2 (en) | 2014-09-03 | 2017-03-07 | Micron Technology, Inc. | Comparison operations in memory |
US9898252B2 (en) | 2014-09-03 | 2018-02-20 | Micron Technology, Inc. | Multiplication operations in memory |
US9747961B2 (en) | 2014-09-03 | 2017-08-29 | Micron Technology, Inc. | Division operations in memory |
US9904515B2 (en) | 2014-09-03 | 2018-02-27 | Micron Technology, Inc. | Multiplication operations in memory |
US9940026B2 (en) | 2014-10-03 | 2018-04-10 | Micron Technology, Inc. | Multidimensional contiguous memory allocation |
US9836218B2 (en) | 2014-10-03 | 2017-12-05 | Micron Technology, Inc. | Computing reduction and prefix sum operations in memory |
US10163467B2 (en) | 2014-10-16 | 2018-12-25 | Micron Technology, Inc. | Multiple endianness compatibility |
US10147480B2 (en) | 2014-10-24 | 2018-12-04 | Micron Technology, Inc. | Sort operation in memory |
US9779784B2 (en) | 2014-10-29 | 2017-10-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
CN105701040B (en) | 2014-11-28 | 2018-12-07 | 杭州华为数字技术有限公司 | A kind of method and device of enabled memory |
US9747960B2 (en) | 2014-12-01 | 2017-08-29 | Micron Technology, Inc. | Apparatuses and methods for converting a mask to an index |
US10073635B2 (en) | 2014-12-01 | 2018-09-11 | Micron Technology, Inc. | Multiple endianness compatibility |
US10032493B2 (en) | 2015-01-07 | 2018-07-24 | Micron Technology, Inc. | Longest element length determination in memory |
US10061590B2 (en) | 2015-01-07 | 2018-08-28 | Micron Technology, Inc. | Generating and executing a control flow |
US9583163B2 (en) | 2015-02-03 | 2017-02-28 | Micron Technology, Inc. | Loop structure for operations in memory |
CN107408405B (en) | 2015-02-06 | 2021-03-05 | 美光科技公司 | Apparatus and method for parallel writing to multiple memory device locations |
EP3254287A4 (en) | 2015-02-06 | 2018-08-08 | Micron Technology, INC. | Apparatuses and methods for memory device as a store for program instructions |
WO2016126472A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for scatter and gather |
US9741399B2 (en) | 2015-03-11 | 2017-08-22 | Micron Technology, Inc. | Data shift by elements of a vector in memory |
US9898253B2 (en) | 2015-03-11 | 2018-02-20 | Micron Technology, Inc. | Division operations on variable length elements in memory |
US10146537B2 (en) | 2015-03-13 | 2018-12-04 | Micron Technology, Inc. | Vector population count determination in memory |
US10049054B2 (en) | 2015-04-01 | 2018-08-14 | Micron Technology, Inc. | Virtual register file |
US10140104B2 (en) | 2015-04-14 | 2018-11-27 | Micron Technology, Inc. | Target architecture determination |
US9959923B2 (en) | 2015-04-16 | 2018-05-01 | Micron Technology, Inc. | Apparatuses and methods to reverse data stored in memory |
US9704541B2 (en) | 2015-06-12 | 2017-07-11 | Micron Technology, Inc. | Simulating access lines |
US9921777B2 (en) | 2015-06-22 | 2018-03-20 | Micron Technology, Inc. | Apparatuses and methods for data transfer from sensing circuitry to a controller |
US9996479B2 (en) | 2015-08-17 | 2018-06-12 | Micron Technology, Inc. | Encryption of executables in computational memory |
KR20170035103A (en) | 2015-09-22 | 2017-03-30 | 삼성전자주식회사 | Semiconductor memory device and memory system including the same |
US9905276B2 (en) | 2015-12-21 | 2018-02-27 | Micron Technology, Inc. | Control of sensing components in association with performing operations |
US9952925B2 (en) | 2016-01-06 | 2018-04-24 | Micron Technology, Inc. | Error code calculation on sensing circuitry |
KR102329673B1 (en) | 2016-01-25 | 2021-11-22 | 삼성전자주식회사 | Memory device performing hammer refresh operation and memory system including the same |
US10048888B2 (en) | 2016-02-10 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for partitioned parallel data movement |
US9892767B2 (en) | 2016-02-12 | 2018-02-13 | Micron Technology, Inc. | Data gathering in memory |
US9971541B2 (en) | 2016-02-17 | 2018-05-15 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10956439B2 (en) | 2016-02-19 | 2021-03-23 | Micron Technology, Inc. | Data transfer with a bit vector operation device |
US9899070B2 (en) | 2016-02-19 | 2018-02-20 | Micron Technology, Inc. | Modified decode for corner turn |
US9697876B1 (en) | 2016-03-01 | 2017-07-04 | Micron Technology, Inc. | Vertical bit vector shift in memory |
US9997232B2 (en) | 2016-03-10 | 2018-06-12 | Micron Technology, Inc. | Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations |
US10262721B2 (en) | 2016-03-10 | 2019-04-16 | Micron Technology, Inc. | Apparatuses and methods for cache invalidate |
US10379772B2 (en) | 2016-03-16 | 2019-08-13 | Micron Technology, Inc. | Apparatuses and methods for operations using compressed and decompressed data |
US9910637B2 (en) | 2016-03-17 | 2018-03-06 | Micron Technology, Inc. | Signed division in memory |
US10120740B2 (en) | 2016-03-22 | 2018-11-06 | Micron Technology, Inc. | Apparatus and methods for debugging on a memory device |
US10388393B2 (en) | 2016-03-22 | 2019-08-20 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
US10977033B2 (en) | 2016-03-25 | 2021-04-13 | Micron Technology, Inc. | Mask patterns generated in memory from seed vectors |
US10474581B2 (en) | 2016-03-25 | 2019-11-12 | Micron Technology, Inc. | Apparatuses and methods for cache operations |
US10074416B2 (en) | 2016-03-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10430244B2 (en) | 2016-03-28 | 2019-10-01 | Micron Technology, Inc. | Apparatuses and methods to determine timing of operations |
US10453502B2 (en) | 2016-04-04 | 2019-10-22 | Micron Technology, Inc. | Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions |
US10607665B2 (en) | 2016-04-07 | 2020-03-31 | Micron Technology, Inc. | Span mask generation |
US9818459B2 (en) | 2016-04-19 | 2017-11-14 | Micron Technology, Inc. | Invert operations using sensing circuitry |
US10153008B2 (en) | 2016-04-20 | 2018-12-11 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US9659605B1 (en) | 2016-04-20 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US9659610B1 (en) | 2016-05-18 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for shifting data |
US10049707B2 (en) | 2016-06-03 | 2018-08-14 | Micron Technology, Inc. | Shifting data |
US9761300B1 (en) | 2016-11-22 | 2017-09-12 | Micron Technology, Inc. | Data shift apparatuses and methods |
US9997212B1 (en) | 2017-04-24 | 2018-06-12 | Micron Technology, Inc. | Accessing data in memory |
-
2017
- 2017-12-19 US US15/846,410 patent/US10332586B1/en active Active
-
2018
- 2018-08-29 US US16/115,850 patent/US10438653B2/en active Active
- 2018-12-10 WO PCT/US2018/064658 patent/WO2019125796A1/en unknown
- 2018-12-10 KR KR1020207017662A patent/KR102324698B1/en active IP Right Grant
- 2018-12-10 CN CN201880079472.7A patent/CN111630596A/en not_active Withdrawn
- 2018-12-10 EP EP18890882.6A patent/EP3729432A4/en not_active Withdrawn
-
2019
- 2019-08-27 US US16/551,854 patent/US10839890B2/en active Active
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190065082A1 (en) * | 2017-08-30 | 2019-02-28 | Micron Technology, Inc. | Memory array accessibility |
US10534553B2 (en) * | 2017-08-30 | 2020-01-14 | Micron Technology, Inc. | Memory array accessibility |
US11182085B2 (en) | 2017-08-30 | 2021-11-23 | Micron Technology, Inc. | Memory array accessibility |
US11886715B2 (en) | 2017-08-30 | 2024-01-30 | Lodestar Licensing Group Llc | Memory array accessibility |
US10714166B2 (en) * | 2018-08-13 | 2020-07-14 | Micron Technology, Inc. | Apparatus and methods for decoding memory access addresses for access operations |
US11081165B2 (en) | 2018-08-13 | 2021-08-03 | Micron Technology, Inc. | Memories for decoding memory access addresses for access operations |
Also Published As
Publication number | Publication date |
---|---|
CN111630596A (en) | 2020-09-04 |
US20190385660A1 (en) | 2019-12-19 |
EP3729432A4 (en) | 2021-08-25 |
US10332586B1 (en) | 2019-06-25 |
WO2019125796A1 (en) | 2019-06-27 |
US20190189187A1 (en) | 2019-06-20 |
EP3729432A1 (en) | 2020-10-28 |
KR20200079554A (en) | 2020-07-03 |
US10839890B2 (en) | 2020-11-17 |
US10438653B2 (en) | 2019-10-08 |
KR102324698B1 (en) | 2021-11-11 |
WO2019125796A8 (en) | 2020-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10839890B2 (en) | Apparatuses and methods for subrow addressing | |
US10942652B2 (en) | Apparatuses and methods for parallel writing to multiple memory device structures | |
US11557326B2 (en) | Memory power coordination | |
US10817414B2 (en) | Apparatuses and methods for memory device as a store for block program instructions | |
US10388360B2 (en) | Utilization of data stored in an edge section of an array | |
US11107520B2 (en) | Apparatuses and methods for shift decisions | |
US10867662B2 (en) | Apparatuses and methods for subarray addressing | |
US11782721B2 (en) | Apparatuses and methods for ordering bits in a memory device | |
US11710524B2 (en) | Apparatuses and methods for organizing data in a memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUSH, GLEN E.;MURPHY, RICHARD C.;SIGNING DATES FROM 20171215 TO 20171218;REEL/FRAME:044430/0872 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:045267/0833 Effective date: 20180123 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:045267/0833 Effective date: 20180123 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050716/0678 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |