US20180042123A1 - Implementing backdrilling elimination utilizing via plug during electroplating - Google Patents
Implementing backdrilling elimination utilizing via plug during electroplating Download PDFInfo
- Publication number
- US20180042123A1 US20180042123A1 US15/231,515 US201615231515A US2018042123A1 US 20180042123 A1 US20180042123 A1 US 20180042123A1 US 201615231515 A US201615231515 A US 201615231515A US 2018042123 A1 US2018042123 A1 US 2018042123A1
- Authority
- US
- United States
- Prior art keywords
- pcb
- recited
- via plug
- printed circuit
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
- H05K1/0251—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance related to vias or transitions between vias and transmission lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0047—Drilling of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09545—Plated through-holes or blind vias without lands
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0207—Partly drilling through substrate until a controlled depth, e.g. with end-point detection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0242—Cutting around hole, e.g. for disconnecting land or Plated Through-Hole [PTH] or for partly removing a PTH
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates generally to the data processing field, and more particularly, relates to a method and structure for implementing manufacture of a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill.
- PCB printed circuit board
- PCB printed circuit board
- Principal aspects of the present invention are to provide a method and structure for implementing manufacture of a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill.
- Other important aspects of the present invention are to provide such method and structure substantially without negative effects and that overcome many of the disadvantages of prior art arrangements.
- a method and structure are provided for implementing enhanced via creation without creating a via barrel stub.
- the need to backdrill during printed circuit board (PCB) manufacturing is eliminated.
- PCB printed circuit board
- a via plug with a specialized geometry and including a capillary is inserted into each via to allow electroplating on only preferred wall surfaces of the vias.
- a board plating process of the PCB manufacturing is performed.
- the via plugs are formed of a selected electrically insulating material.
- the via plug with the capillary prevents the electroplating from creating via barrel stubs, thus eliminating the need to backdrill each via after the plating process.
- the via plugs advantageously have beneficial effects on signal integrity and noise reduction due to their insulative properties and the via plugs remain in the board after plating
- FIG. 1 illustrates an example structure for manufacturing a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill in accordance with the preferred embodiment;
- PCB printed circuit board
- FIG. 2 is a flow chart illustrating example steps for implementing a structure embodying the enhanced via creation without creating a via barrel stub in accordance with the preferred embodiment.
- a method and structure are provided for implementing enhanced via creation without creating a via barrel stub.
- the need to backdrill vias during printed circuit board (PCB) manufacturing is eliminated.
- PCB printed circuit board
- a via plug is inserted into each via.
- the via plug has a specialized geometry and a capillary allowing electroplating on only the preferred surfaces of the via.
- the PCB plating process is performed using a conventional plating process.
- Conventional PCB finishing processes are performed, advantageously eliminating the need to backdrill each via after the plating process.
- the via plug is formed of a selected electrically insulating material.
- an arrayed tool optionally is used to insert multiple plugs or groups of plugs all at once.
- the via plugs provide enhanced signal integrity and noise reduction due to their electrically insulative properties and the via plugs optionally remain in the board after plating.
- FIG. 1 there is shown an example structure generally designated by reference character 100 for manufacturing a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill in accordance with the preferred embodiment.
- PCB printed circuit board
- Structure 100 includes a printed circuit board (PCB) 102 having an internal conductive or signal trace 104 .
- PCB 102 includes an insulator substrate or insulator layers, with one or more internal conductive traces 104 .
- Structure 100 includes a via 106 extending through the printed circuit board (PCB) 102 and the internal conductive trace 104 .
- Structure 100 includes a via plug 108 including a capillary 110 extending through the via plug. The via plug 108 with the capillary 110 eliminates via barrel stub creation during a PCB plating process during PCB manufacturing.
- the via plug 108 is formed of an electrically insulating material having sufficient strength and rigidity for insertion into the via 106 .
- the via plug 108 has a specialized geometry and a capillary 110 allowing electroplating on only the preferred surfaces of the via.
- the via plug 108 has a specialized geometry conforming to the via 106 enabling the via plug to be slidingly received within the via 106 .
- the via plug 108 is a cylindrical via plug fabricated with a capillary 110 such that when plugged into a via 106 , the via plug allows full electroplating of the inner surface of the via, but prevents any excessive plating that would reduce signal integrity.
- the via plug 108 presents an inexpensive and quick method of improving a boards signal performance while also reducing the amount of electroplating required.
- the via plug 108 with the capillary 110 prevents the PCB plating process from creating via barrel stubs, thus eliminating the need to backdrill each via after the plating process Eliminating back-drilling improves yield and late fail discoveries, both of which can improve cost and reliability of boards.
- the printed circuit board (PCB) 102 and via 106 are formed generally including standard PCB manufacturing processes, including via drilling and plating.
- the step of back-drilling at the end is removed and the PCB process of the invention provides that after the vias 106 have been drilled, but before plating, a small via plug 108 is inserted into each via 106 .
- the PCB 102 is then sent through the normal plating process.
- the via plug 108 prevents the plating from taking hold in the area that via plug 108 occupies, and eliminates creation of the via barrel stub eliminating the need to backdrill each via after the plating process.
- FIG. 2 there is shown a flow chart illustrating example steps generally designated by reference character 200 for implementing a structure embodying the enhanced via creation without creating a via barrel stub in accordance with the preferred embodiment starting at a block 202 .
- a lamination is formed defining the PCB 102 and at least one internal conductive traces 104 .
- vias 106 are drilled. Conventional via drilling is performed.
- the via plugs 108 having the capillary are inserted into the vias 106 .
- the capillary 110 in via plug 108 provides a region for any fluid to escape and proper filling of the via hole 106 , preventing any electroplating from crossing in to the undesirable regions of the via 106 and PCB 102 , and eliminates creation of the via barrel stub.
- the PCB plating process is performed, using a conventional plating process. It should be understood that either the via plugs 108 remain in the PCB 102 or optionally are removed after the PCB plating process is performed.
- the alternative method for via creation eliminates creation of the via barrel stub. Since the via barrel stub is not created, the need to back-drill is eliminated, reducing PCB cost and maximizing interface margin.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
- The present invention relates generally to the data processing field, and more particularly, relates to a method and structure for implementing manufacture of a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill.
- The computer hardware development industry has reached a point wherein many computer interfaces are of sufficient switching speed as to require signal routing layer change vias to be back-drilled to remove via barrel stubs. Backdrilling is a conventional technique used to remove the via barrel stub. Without removal of the unnecessary section or length of a via barrel, some amount of the propagating signal is reflected away from the intended receiver, thereby significantly reducing the amount of total energy effectively transferred from driver to receiver.
- While there are known processes to mechanically remove these stubs, once back-drilled, it is no longer possible to probe those locations on the printed circuit board (PCB), cost of the PCB increases substantially, and success of the process is statistically less than ideal. These facts significantly complicate our ability to manufacture cost-effective PCBs, measure high-speed interfaces in the lab during system bring-up and model-to-hardware correlation activities, and maximize the electrical performance of our computer interfaces. When system errors occur in the field, the field engineer cannot measure and confirm function at these PCB via locations while at the customer's site.
- A need exists for a method and structure for implementing via creation that eliminates creation of a via barrel stub, eliminating the need to back-drill, reducing PCB cost, and maximizing interface margin.
- As used in the following description and claims, the term printed circuit board (PCB) should be understood to broadly include a printed wiring board or other substrate, an interconnect substrate, and various substrates including a plurality of insulator layers, and internal conductive traces.
- Principal aspects of the present invention are to provide a method and structure for implementing manufacture of a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill. Other important aspects of the present invention are to provide such method and structure substantially without negative effects and that overcome many of the disadvantages of prior art arrangements.
- In brief, a method and structure are provided for implementing enhanced via creation without creating a via barrel stub. The need to backdrill during printed circuit board (PCB) manufacturing is eliminated. After the vias have been drilled, but before plating, a via plug with a specialized geometry and including a capillary is inserted into each via to allow electroplating on only preferred wall surfaces of the vias. Then a board plating process of the PCB manufacturing is performed.
- In accordance with features of the invention, the via plugs are formed of a selected electrically insulating material.
- In accordance with features of the invention, the via plug with the capillary prevents the electroplating from creating via barrel stubs, thus eliminating the need to backdrill each via after the plating process.
- In accordance with features of the invention, the via plugs advantageously have beneficial effects on signal integrity and noise reduction due to their insulative properties and the via plugs remain in the board after plating
- In accordance with features of the invention, eliminating back-drilling improves yield and late fail discoveries, both of which can improve cost and reliability of boards.
- The present invention together with the above and other objects and advantages may best be understood from the following detailed description of the preferred embodiments of the invention illustrated in the drawings, wherein:
-
FIG. 1 illustrates an example structure for manufacturing a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill in accordance with the preferred embodiment; -
FIG. 2 is a flow chart illustrating example steps for implementing a structure embodying the enhanced via creation without creating a via barrel stub in accordance with the preferred embodiment. - In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings, which illustrate example embodiments by which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the invention.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- In accordance with features of the invention, a method and structure are provided for implementing enhanced via creation without creating a via barrel stub. The need to backdrill vias during printed circuit board (PCB) manufacturing is eliminated. After the vias have been drilled, but before plating, a via plug is inserted into each via. The via plug has a specialized geometry and a capillary allowing electroplating on only the preferred surfaces of the via.
- In accordance with features of the invention, the PCB plating process is performed using a conventional plating process. Conventional PCB finishing processes are performed, advantageously eliminating the need to backdrill each via after the plating process.
- In accordance with features of the invention, the via plug is formed of a selected electrically insulating material.
- In accordance with features of the invention, an arrayed tool optionally is used to insert multiple plugs or groups of plugs all at once. The via plugs provide enhanced signal integrity and noise reduction due to their electrically insulative properties and the via plugs optionally remain in the board after plating.
- Having reference now to the drawings, in
FIG. 1 , there is shown an example structure generally designated byreference character 100 for manufacturing a printed circuit board (PCB) with enhanced via creation without creating a via barrel stub, eliminating the need to back-drill in accordance with the preferred embodiment. -
Structure 100 includes a printed circuit board (PCB) 102 having an internal conductive orsignal trace 104. PCB 102 includes an insulator substrate or insulator layers, with one or more internalconductive traces 104.Structure 100 includes a via 106 extending through the printed circuit board (PCB) 102 and the internalconductive trace 104.Structure 100 includes avia plug 108 including a capillary 110 extending through the via plug. Thevia plug 108 with thecapillary 110 eliminates via barrel stub creation during a PCB plating process during PCB manufacturing. - The
via plug 108 is formed of an electrically insulating material having sufficient strength and rigidity for insertion into the via 106. Thevia plug 108 has a specialized geometry and a capillary 110 allowing electroplating on only the preferred surfaces of the via. Thevia plug 108 has a specialized geometry conforming to the via 106 enabling the via plug to be slidingly received within the via 106. As shown, thevia plug 108 is a cylindrical via plug fabricated with a capillary 110 such that when plugged into a via 106, the via plug allows full electroplating of the inner surface of the via, but prevents any excessive plating that would reduce signal integrity. Thevia plug 108 presents an inexpensive and quick method of improving a boards signal performance while also reducing the amount of electroplating required. - The
via plug 108 with the capillary 110 prevents the PCB plating process from creating via barrel stubs, thus eliminating the need to backdrill each via after the plating process Eliminating back-drilling improves yield and late fail discoveries, both of which can improve cost and reliability of boards. - In accordance with features of the invention, the printed circuit board (PCB) 102 and via 106 are formed generally including standard PCB manufacturing processes, including via drilling and plating. However, the step of back-drilling at the end is removed and the PCB process of the invention provides that after the vias 106 have been drilled, but before plating, a
small via plug 108 is inserted into each via 106. The PCB 102 is then sent through the normal plating process. Thevia plug 108 prevents the plating from taking hold in the area that viaplug 108 occupies, and eliminates creation of the via barrel stub eliminating the need to backdrill each via after the plating process. - Referring now to
FIG. 2 , there is shown a flow chart illustrating example steps generally designated byreference character 200 for implementing a structure embodying the enhanced via creation without creating a via barrel stub in accordance with the preferred embodiment starting at ablock 202. - As indicated at a
block 202, a lamination is formed defining thePCB 102 and at least one internalconductive traces 104. - As indicated at a
block 204, vias 106 are drilled. Conventional via drilling is performed. - As indicated at a
block 206, thevia plugs 108 having the capillary are inserted into the vias 106. Thecapillary 110 in viaplug 108 provides a region for any fluid to escape and proper filling of the via hole 106, preventing any electroplating from crossing in to the undesirable regions of the via 106 and PCB 102, and eliminates creation of the via barrel stub. - As indicated at a block 208, the PCB plating process is performed, using a conventional plating process. It should be understood that either the
via plugs 108 remain in thePCB 102 or optionally are removed after the PCB plating process is performed. - As indicated at a
block 210, conventional PCB finishing processes are performed, advantageously eliminating the need to backdrill each via after the plating process. - In accordance with features of the invention, the alternative method for via creation eliminates creation of the via barrel stub. Since the via barrel stub is not created, the need to back-drill is eliminated, reducing PCB cost and maximizing interface margin.
- While the present invention has been described with reference to the details of the embodiments of the invention shown in the drawing, these details are not intended to limit the scope of the invention as claimed in the appended claims.
Claims (13)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/231,515 US9872398B1 (en) | 2016-08-08 | 2016-08-08 | Implementing backdrilling elimination utilizing via plug during electroplating |
US15/819,289 US10531576B2 (en) | 2016-08-08 | 2017-11-21 | Implementing backdrilling elimination utilizing via plug during electroplating |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/231,515 US9872398B1 (en) | 2016-08-08 | 2016-08-08 | Implementing backdrilling elimination utilizing via plug during electroplating |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/819,289 Continuation US10531576B2 (en) | 2016-08-08 | 2017-11-21 | Implementing backdrilling elimination utilizing via plug during electroplating |
Publications (2)
Publication Number | Publication Date |
---|---|
US9872398B1 US9872398B1 (en) | 2018-01-16 |
US20180042123A1 true US20180042123A1 (en) | 2018-02-08 |
Family
ID=60934968
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/231,515 Active US9872398B1 (en) | 2016-08-08 | 2016-08-08 | Implementing backdrilling elimination utilizing via plug during electroplating |
US15/819,289 Expired - Fee Related US10531576B2 (en) | 2016-08-08 | 2017-11-21 | Implementing backdrilling elimination utilizing via plug during electroplating |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/819,289 Expired - Fee Related US10531576B2 (en) | 2016-08-08 | 2017-11-21 | Implementing backdrilling elimination utilizing via plug during electroplating |
Country Status (1)
Country | Link |
---|---|
US (2) | US9872398B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108901146A (en) * | 2018-08-10 | 2018-11-27 | 重庆方正高密电子有限公司 | Circuit board and its selective electroplating technique, manufacture craft |
US11050172B2 (en) | 2019-11-22 | 2021-06-29 | International Business Machines Corporation | Insertable stubless interconnect |
CN114980570A (en) * | 2022-06-28 | 2022-08-30 | 生益电子股份有限公司 | Manufacturing process for partially metalizing through hole and PCB |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW409490B (en) * | 1998-12-31 | 2000-10-21 | World Wiser Electronics Inc | The equipment for plug hole process and the method thereof |
US6426470B1 (en) | 2001-01-17 | 2002-07-30 | International Business Machines Corporation | Formation of multisegmented plated through holes |
US6441486B1 (en) | 2001-03-19 | 2002-08-27 | Texas Instruments Incorporated | BGA substrate via structure |
US6541712B1 (en) * | 2001-12-04 | 2003-04-01 | Teradyhe, Inc. | High speed multi-layer printed circuit board via |
JP2005227322A (en) | 2004-02-10 | 2005-08-25 | Seiko Epson Corp | Fixing device and image forming apparatus equipped with the fixing device |
US20080025007A1 (en) | 2006-07-27 | 2008-01-31 | Liquid Computing Corporation | Partially plated through-holes and achieving high connectivity in multilayer circuit boards using the same |
US8230592B2 (en) | 2008-08-19 | 2012-07-31 | International Business Machines Corporation | Method for via stub elimination |
JP2012195389A (en) * | 2011-03-15 | 2012-10-11 | Fujitsu Ltd | Wiring board, wiring board unit, electronic equipment and wiring board manufacturing method |
US8528203B2 (en) | 2011-06-07 | 2013-09-10 | International Business Machines Corporation | Providing selective via plating using laser resin activation |
US9426900B2 (en) | 2013-11-13 | 2016-08-23 | GlobalFoundries, Inc. | Solder void reduction for component attachment to printed circuit boards |
-
2016
- 2016-08-08 US US15/231,515 patent/US9872398B1/en active Active
-
2017
- 2017-11-21 US US15/819,289 patent/US10531576B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20180084652A1 (en) | 2018-03-22 |
US9872398B1 (en) | 2018-01-16 |
US10531576B2 (en) | 2020-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9872399B1 (en) | Implementing backdrilling elimination utilizing anti-electroplate coating | |
US10531576B2 (en) | Implementing backdrilling elimination utilizing via plug during electroplating | |
US7988457B1 (en) | Electrical connector assembly having reduced depth terminals | |
US8431834B2 (en) | Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly | |
US20040251047A1 (en) | Via structure for increased wiring on printed wiring boards | |
US20060130321A1 (en) | Technique for reducing via capacitance | |
CN108882557A (en) | Back drilling method, device and the equipment of pcb board | |
US20200107456A1 (en) | Circuit board structure | |
JP2009164353A (en) | Wiring board, its manufacturing method, and wiring board assembly | |
US10010001B1 (en) | Circuit board and method for making the same | |
CN104661427A (en) | Printed circuit board and manufacturing method thereof | |
US20150014044A1 (en) | High speed via | |
US20080087460A1 (en) | Apparatus and method for a printed circuit board that reduces capacitance loading of through-holes | |
US10433431B2 (en) | Implementing customized PCB via creation through use of magnetic pads | |
JP2002120196A (en) | Boring method to laminated board | |
CN100511874C (en) | Two component type middle plate and electric piece comprising the same | |
US9451697B2 (en) | High speed printed circuit board with uniform via inside diameter | |
CN101137271B (en) | Printed circuit boards | |
US20130182400A1 (en) | Circuit board having board-to-board connector and method of manufacturing the same | |
CN113811075A (en) | Circuit board with multilayer structure and manufacturing method thereof | |
US11412612B2 (en) | Implementing embedded wire repair for PCB constructs | |
US20160324001A1 (en) | Printed circuit board and method for manufacturing the printed circuit board | |
US20120234590A1 (en) | Printed circuit board | |
US11064616B2 (en) | Method of implementing stub-less PCB vias | |
CN112888163A (en) | Circuit board and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DOYLE, MATTHEW S.;KUCZYNSKI, JOSEPH;MANN, PHILLIP M.;AND OTHERS;SIGNING DATES FROM 20160725 TO 20160808;REEL/FRAME:039373/0061 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE FOR LATE PAYMENT, LARGE ENTITY (ORIGINAL EVENT CODE: M1554); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |