US20170110339A1 - Ic device having patterned, non-conductive substrate - Google Patents

Ic device having patterned, non-conductive substrate Download PDF

Info

Publication number
US20170110339A1
US20170110339A1 US14/883,638 US201514883638A US2017110339A1 US 20170110339 A1 US20170110339 A1 US 20170110339A1 US 201514883638 A US201514883638 A US 201514883638A US 2017110339 A1 US2017110339 A1 US 2017110339A1
Authority
US
United States
Prior art keywords
die
substrate
bond pads
package
conductive material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/883,638
Other versions
US9646853B1 (en
Inventor
Kai Yun Yow
Poh Leng EU
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Priority to US14/883,638 priority Critical patent/US9646853B1/en
Assigned to FREESCALE SEMICONDUCTOR,INC reassignment FREESCALE SEMICONDUCTOR,INC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EU, POH LENG, YOW, KAI YUN
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SUPPLEMENT TO THE SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FREESCALE SEMICONDUCTOR INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Assignors: NXP SEMICONDUCTORS USA, INC. (MERGED INTO), FREESCALE SEMICONDUCTOR, INC. (UNDER)
Publication of US20170110339A1 publication Critical patent/US20170110339A1/en
Application granted granted Critical
Publication of US9646853B1 publication Critical patent/US9646853B1/en
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/244—Connecting portions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/245—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2902—Disposition
    • H01L2224/29034—Disposition the layer connector covering only portions of the surface to be connected
    • H01L2224/29036—Disposition the layer connector covering only portions of the surface to be connected covering only the central area of the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73217—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
    • H01L2224/82104—Forming a build-up interconnect by additive methods, e.g. direct writing using screen printing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/8238—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/82385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to integrated circuit (IC) packaging and, more particularly, an IC package assembled using a preprinted substrate.
  • IC integrated circuit
  • FIG. 1 is a cross-sectional side view of a conventional, quad-flat no-lead (QFN), packaged IC device 100 .
  • the IC package 100 includes an IC die 102 mounted on a die pad 112 of a metal lead frame 110 using a suitable die-attach material 104 (e.g., tape or epoxy).
  • the die 102 is connected to leads 114 of the lead frame 110 with bond wires 106 .
  • the die 102 , bond wires 106 , and upper surfaces of the lead frame 110 are encapsulated with a non-conductive molding compound 108 .
  • the leads 114 are partially exposed for electrical connection to another device or a printed circuit board.
  • the design of the IC package 100 is satisfactory for many applications, it is desirable to design an alternative IC package that is less expensive to assemble, while providing the same functionality as the IC package 100 .
  • FIG. 1 is a cross-sectional side view of a conventional IC package
  • FIG. 2A is an X-ray, top plan view of a QFN IC package according to one embodiment of the invention.
  • FIG. 2B is a cross-sectional side view of the IC package of FIG. 2A along line 2 B- 2 B;
  • FIG. 3A is an X-ray, top plan view of the patterned, non-conductive substrate of FIG. 2 ;
  • FIG. 3B is a cross-sectional side view of the substrate of FIG. 3A along line 3 B- 3 B;
  • FIG. 3C is an cross-sectional side view of the substrate of FIG. 3A ;
  • FIG. 4A is an X-ray, top plan view of a sub-assembly that exists after a die has been mounted active-side-down on a die side of the substrate of FIG. 2 ;
  • FIG. 4B is a cross-sectional side view of the sub-assembly of FIG. 4A along line 4 B- 4 B;
  • FIG. 5A is an X-ray, top plan view of a sub-assembly that exists after the sub-assembly of FIG. 4 has been flipped over and conductive material has been applied to fill holes, grooves, and cavities of the patterned substrate;
  • FIG. 5B is a cross-sectional side view of the sub-assembly of FIG. 5A along line 5 B- 5 B;
  • FIG. 6A is an X-ray, top plan view of a substrate according to an alternative embodiment of the invention.
  • FIG. 6B is a cross-sectional side view of the substrate of FIG. 6A along line 6 B- 6 BA;
  • FIG. 7 is a cross-sectional side view of an IC package according to another embodiment of the invention.
  • FIG. 8A is a top plan view of an active side of the die of FIG. 7 ;
  • FIG. 8B is a cross-sectional side view of the die of FIG. 8A along line of FIGS. 8B-8B ;
  • FIG. 9 is a cross-sectional side view of an IC package according to another embodiment of the invention.
  • FIG. 10 is a cross-sectional side view of an IC package according to another embodiment of the invention.
  • FIG. 11 is a cross-sectional side view of an IC package according to another embodiment of the invention.
  • FIG. 12A is an X-ray, top plan view of an IC package according to another embodiment of the invention.
  • FIG. 12B is a cross-sectional side view of the IC package of FIG. 12A along line 12 B- 12 BA.
  • the present invention provides a packaged integrated circuit comprising a patterned, non-conductive substrate.
  • the substrate has a die side configured to receive a die and a lead side opposite the die side.
  • the pattern of the substrate defines openings that extend between the die side and the lead side of the substrate.
  • the openings are filled with conductive material, such as solder, that supports electrical connections between bond pads on the die and leads formed from the conductive material.
  • the present invention provides a method for assembling an IC package.
  • the method comprises (a) providing a substrate having a die side configured to receive a die and a lead side opposite the die side, wherein the substrate is patterned and the pattern defines openings that extend between the die side and the lead side; (b) mounting a die on the substrate die side, wherein bond pads of the die face the substrate die side; and (c) applying a conductive material to fill in the openings to form leads of the IC package and to connect the leads with the die bond pads.
  • FIG. 2A an X-ray, top plan view of a QFN IC package 200 according to one embodiment of the invention is shown.
  • FIG. 2B is a cross-sectional side view of the IC package 200 along the corresponding cut-line of FIG. 2A .
  • the IC package 200 may function in a substantially identical manner as the IC package 100 of FIG. 1 , but, as described further below, can be assembled less expensively than the IC package 100 .
  • the IC package 200 comprises an IC die 202 mounted onto the die side of a patterned, non-conductive substrate 210 using a suitable die-attach material 204 (e.g., tape or epoxy).
  • the patterned substrate 210 has eight conductive (e.g., metal) elements 220 formed within holes, grooves, and cavities in the patterned substrate 210 .
  • Each conductive element 220 comprises a vertical via structure 222 connected to a horizontal routing structure 224 connected to a lead structure 226 that functions as an exposed lead of the QFN IC package 200 .
  • Conductive (e.g., copper or other metal) bumps 205 provide electrical interconnections between bond pads 203 on the active surface of the IC die 202 and the via structures 222 of the conductive elements 220 .
  • the die 202 and the top surface (as shown in FIG. 2B ) of the substrate 210 are encapsulated within a suitable, non-conducting, molding compound 208 .
  • the die 202 may comprise any type of integrated circuit, such as an application specific IC (ASIC), a microprocessor, a sensor, etc., and the present invention is not limited by the type of die.
  • ASIC application specific IC
  • microprocessor a microprocessor
  • sensor a sensor
  • present invention is not limited by the type of die.
  • the substrate 210 is made of a suitable plastic, such as Bismaleimide Triazine (BT) resin, Polyimide, or a pre-molded compound such as G770HC or G700LTD molding compound from Sumitomo Corporation of Japan.
  • the conductive elements 220 are made of a suitable metal, such as SW100 solder from Tatsuta Electronic Materials of Taiwan.
  • the die attach material 204 is made of a suitable adhesive, such as tape, FH-9011 Die Attach Film (DAF) from Hitachi, Ltd., of Japan, or Ablebond 2025JR epoxy from Henkel Electronics Materials of Belgium.
  • the conductive bumps 205 are made of a suitable metal, such as copper.
  • the die bond pads 203 are made of a suitable metal, such as NiPdAu or copper.
  • the molding compound 208 is made of a suitable insulating material, such as epoxy.
  • the IC package 200 is assembled without a conventional metal lead frame, such as lead frame 110 of FIG. 1 , and without conventional bond wires, such as bond wires 106 of FIG. 1 , the IC package 200 can be assembled less expensively than the IC package 100 of FIG. 1 .
  • FIGS. 3-5 illustrate a method of assembling the IC package 200 of FIG. 2 in accordance with a preferred embodiment of the invention.
  • FIG. 3A is an X-ray, top plan view of the patterned, non-conductive substrate 210 of FIG. 2 .
  • FIG. 3B is a cross-sectional side view of the substrate 210 along the corresponding cut-line of FIG. 3A
  • FIG. 3C is an X-ray, side view of the corresponding side of the substrate 210 of FIG. 3A .
  • the substrate 210 has a pattern of holes 312 , grooves 314 , and cavities 316 respectively corresponding to the via structures 222 , the routing structures 224 , and the lead structures 226 of the patterned substrate 210 of FIG. 2 .
  • the patterned, non-conductive substrate 210 may be fabricated using any suitable technique, such as by molding, micro drilling, or mechanical routing.
  • FIG. 4A is an X-ray, top plan view of a sub-assembly 400 that exists after the die 202 has been mounted active-side-down onto the die side of the substrate 210 of FIG. 2 .
  • FIG. 4B is a cross-sectional side view of the sub-assembly 400 along the corresponding cut-line of FIG. 4A .
  • the die 202 already has the bumps 205 formed on the die's bond pads 203 before the die 202 is mounted onto the substrate 210 .
  • the bond pads 203 and bumps 205 coincide with the holes 312 in the substrate 210 .
  • FIG. 5A is an X-ray, top plan view of a sub-assembly 500 that exists after the sub-assembly 400 of FIG. 4 has been flipped over and conductive material (e.g., solder) has been applied (e.g., by screen printing) to fill the holes 312 , the grooves 314 , and the cavities 316 of the patterned substrate 210 , thereby respectively forming the via structures 222 , the routing structures 224 , and the lead structures 226 of the conductive elements 220 of FIG. 2 .
  • the bumps 205 help to prevent the solder from flowing onto the die side of the substrate 210 .
  • the bond pads 203 are made of a solder-resistant material, such as aluminum, using copper or gold for the bumps 205 supports solder attachment.
  • FIGS. 2A and 2B represents the final assembly of the IC package 200 after the sub-assembly 500 of FIG. 5 has been flipped over, and the molding compound 208 has been applied over the die side of the substrate 210 to encapsulate the die 202 .
  • FIG. 6A is an X-ray, top plan view of the patterned, non-conductive substrate 610 according to an alternative embodiment of the invention.
  • FIG. 6B is a cross-sectional side view of the substrate 610 along the corresponding cut-line of FIG. 6A .
  • Substrate 610 is analogous to substrate 210 of FIGS. 2-5 with analogous elements having analogous labels.
  • substrate 610 also has an additional hole 618 extending from the cavity 616 to a relatively wide opening 619 at the other side of the substrate 610 .
  • These additional holes 618 with their wide openings 619 enable conductive elements (analogous to the conductive elements 220 of FIG.
  • the portion of the solder filling the relatively wide opening 619 helps to anchor the conductive element within the substrate 610 .
  • suitable designs for cavities will also provide a similar anchoring or retention function.
  • FIG. 7 is a cross-sectional side view of an IC package 700 according to another embodiment of the invention.
  • IC package 700 is similar to IC package 200 of FIG. 2 with analogous elements labeled analogously, except that, in IC package 700 , there are no conductive bumps, analogous to bumps 205 of FIG. 2 , mounted onto the die pads 703 of the die 702 . Instead, in IC package 700 , the substrate via structures 722 directly contact the die's bond pads 703 .
  • the bond pads 703 are formulated with a top layer of a suitable material, such as (without limitation) NiAu, Cu, or NiPdCu.
  • FIG. 8A is a top plan view of the die 702 of FIG. 7
  • FIG. 8B is a cross-sectional side view of the die 702 along the corresponding cut-line of FIG. 8A .
  • the die pads 703 of the die 702 have no conductive bumps.
  • FIG. 8B also shows the die-attach material 704 used to secure the die 702 onto the substrate 710 of FIG. 7 .
  • FIG. 9 is a cross-sectional side view of an IC package 900 according to another embodiment of the invention.
  • the conductive elements 920 are formed by sequentially applying two different materials onto and into the patterned substrate 910 : first, a layer of paste, such as SW100 conductive paste by Tatsuta Electronic Materials of Taiwan, is applied to form a relatively thin coating 921 on the surfaces of the holes, grooves, and cavities before filling the rest of those volumes with solder 923 .
  • the thin coating of paste may improve the retention of the conductive elements 920 within the substrate 910 by improving the bonding between the solder 923 and the substrate 910 .
  • Still other embodiments may involve the sequential application of three or more different materials to form the conductive elements.
  • FIG. 10 is a cross-sectional side view of an IC package 1000 according to another embodiment of the invention.
  • IC package 1000 is similar to IC package 200 of FIG. 2 with analogous elements labeled analogously, except that, in IC package 1000 , (i) the via structures 1022 and the routing structures 1024 are formed of conductive paste, while the lead structures 1026 are formed by applying solder over a coating of the conductive paste, (ii) the via structures 1022 are connected between the corresponding lead structures 1026 and the corresponding routing structures 1024 , (iii) the routing structures 1024 are applied on top of the die side of the substrate 1010 , and (iv) the routing structures 1024 are directly connected to the conductive bumps 1005 . Note that, since the bumps 1005 do not coincide with the via structures 1022 , the die 1002 sits higher above the die side of the substrate 1010 and the die-attach material 1004 is thicker than the analogous elements of IC package 200 .
  • FIG. 11 is a cross-sectional side view of an IC package 1100 according to another embodiment of the invention.
  • IC package 1100 is similar to IC package 700 of FIG. 7 with analogous elements labeled analogously, except that, in IC package 1100 , (i) the via structures 1122 and the routing structures 1124 are formed of conductive paste, while the lead structures 1126 are formed of solder and (ii) the routing structures 1124 are applied onto the lead side of the substrate 1110 . Also, in IC package 1100 , the die attach material 1104 resides in a recess 1111 on the die side of the substrate 1110 , such that the die 1102 sits lower onto the die side of the substrate 1110 .
  • FIG. 12A is an X-ray, top plan view of an IC package 1200 , according to one embodiment of the invention.
  • FIG. 12B is a cross-sectional side view of the IC package 1200 along the corresponding cut-line of FIG. 12A .
  • IC package 1200 is similar to IC package 1000 of FIG. 10 with analogous elements labeled analogously, except that, in IC package 1200 , there are no via structures analogous to structures 1022 of FIG. 10 . Instead, IC package 1200 has small (conductive paste) step structures 1228 that provide the electrical connections between the corresponding (solder) lead structures 1226 and the corresponding (conductive paste) routing structures 1224 .
  • the IC package may be with or without conductive bumps on the die bond pads.
  • the routing structures may be located within grooves in the substrate or on the surface of the substrate, and either on the die side or the lead side.
  • the substrate may be with or without vertical via structures that extend therethrough.
  • the IC package may have die-attach material applied on the die side of the substrate or within a recess on the die side of the substrate.
  • Conductive elements may be with or without solder-anchoring structures, and the conductive elements may be formed from a single conductive material or by sequentially applying two or more different materials.
  • each may be used to refer to one or more specified characteristics of a plurality of previously recited elements or steps.
  • the open-ended term “comprising” the recitation of the term “each” does not exclude additional, unrecited elements or steps.
  • an apparatus may have additional, unrecited elements and a method may have additional, unrecited steps, where the additional, unrecited elements or steps do not have the one or more specified characteristics.

Abstract

A patterned, non-conductive substrate for an integrated circuit (IC) package has a die side configured to receive a die and a lead side opposite the die side. A pattern formed in the substrate defines openings (e.g., holes, steps, grooves, and/or cavities) that extend between the die side and the lead side of the substrate. In the IC package, the openings are filled with conductive material (e.g., solder) that supports electrical connections between bond pads on the die and leads formed from the conductive material. The substrate can be used to form a relatively inexpensive, quad flat no-lead (QFN) IC package without using a metal lead frame and without bond wires.

Description

    BACKGROUND
  • The present invention relates to integrated circuit (IC) packaging and, more particularly, an IC package assembled using a preprinted substrate.
  • FIG. 1 is a cross-sectional side view of a conventional, quad-flat no-lead (QFN), packaged IC device 100. The IC package 100 includes an IC die 102 mounted on a die pad 112 of a metal lead frame 110 using a suitable die-attach material 104 (e.g., tape or epoxy). The die 102 is connected to leads 114 of the lead frame 110 with bond wires 106. The die 102, bond wires 106, and upper surfaces of the lead frame 110 are encapsulated with a non-conductive molding compound 108. The leads 114 are partially exposed for electrical connection to another device or a printed circuit board. Although the design of the IC package 100 is satisfactory for many applications, it is desirable to design an alternative IC package that is less expensive to assemble, while providing the same functionality as the IC package 100.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments of the invention will become more fully apparent from the following detailed description, the appended claims, and the accompanying drawings in which like reference numerals identify similar or identical elements.
  • FIG. 1 is a cross-sectional side view of a conventional IC package;
  • FIG. 2A is an X-ray, top plan view of a QFN IC package according to one embodiment of the invention;
  • FIG. 2B is a cross-sectional side view of the IC package of FIG. 2A along line 2B-2B;
  • FIG. 3A is an X-ray, top plan view of the patterned, non-conductive substrate of FIG. 2;
  • FIG. 3B is a cross-sectional side view of the substrate of FIG. 3A along line 3B-3B;
  • FIG. 3C is an cross-sectional side view of the substrate of FIG. 3A;
  • FIG. 4A is an X-ray, top plan view of a sub-assembly that exists after a die has been mounted active-side-down on a die side of the substrate of FIG. 2;
  • FIG. 4B is a cross-sectional side view of the sub-assembly of FIG. 4A along line 4B-4B;
  • FIG. 5A is an X-ray, top plan view of a sub-assembly that exists after the sub-assembly of FIG. 4 has been flipped over and conductive material has been applied to fill holes, grooves, and cavities of the patterned substrate;
  • FIG. 5B is a cross-sectional side view of the sub-assembly of FIG. 5A along line 5B-5B;
  • FIG. 6A is an X-ray, top plan view of a substrate according to an alternative embodiment of the invention;
  • FIG. 6B is a cross-sectional side view of the substrate of FIG. 6A along line 6B-6BA;
  • FIG. 7 is a cross-sectional side view of an IC package according to another embodiment of the invention;
  • FIG. 8A is a top plan view of an active side of the die of FIG. 7;
  • FIG. 8B is a cross-sectional side view of the die of FIG. 8A along line of FIGS. 8B-8B;
  • FIG. 9 is a cross-sectional side view of an IC package according to another embodiment of the invention;
  • FIG. 10 is a cross-sectional side view of an IC package according to another embodiment of the invention;
  • FIG. 11 is a cross-sectional side view of an IC package according to another embodiment of the invention;
  • FIG. 12A is an X-ray, top plan view of an IC package according to another embodiment of the invention; and
  • FIG. 12B is a cross-sectional side view of the IC package of FIG. 12A along line 12B-12BA.
    •  DETAILED DESCRIPTION
  • Detailed illustrative embodiments of the present invention are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. The present invention may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein. Further, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention.
  • As used herein, the singular forms “a,” “an,” and “the,” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It further will be understood that the terms “comprises,” “comprising,” “includes,” and/or “including,” specify the presence of stated features, steps, or components, but do not preclude the presence or addition of one or more other features, steps, or components. It also should be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
  • In one embodiment, the present invention provides a packaged integrated circuit comprising a patterned, non-conductive substrate. The substrate has a die side configured to receive a die and a lead side opposite the die side. The pattern of the substrate defines openings that extend between the die side and the lead side of the substrate. The openings are filled with conductive material, such as solder, that supports electrical connections between bond pads on the die and leads formed from the conductive material.
  • In another embodiment, the present invention provides a method for assembling an IC package. The method comprises (a) providing a substrate having a die side configured to receive a die and a lead side opposite the die side, wherein the substrate is patterned and the pattern defines openings that extend between the die side and the lead side; (b) mounting a die on the substrate die side, wherein bond pads of the die face the substrate die side; and (c) applying a conductive material to fill in the openings to form leads of the IC package and to connect the leads with the die bond pads.
  • Referring now to FIG. 2A, an X-ray, top plan view of a QFN IC package 200 according to one embodiment of the invention is shown. FIG. 2B is a cross-sectional side view of the IC package 200 along the corresponding cut-line of FIG. 2A. The IC package 200 may function in a substantially identical manner as the IC package 100 of FIG. 1, but, as described further below, can be assembled less expensively than the IC package 100.
  • The IC package 200 comprises an IC die 202 mounted onto the die side of a patterned, non-conductive substrate 210 using a suitable die-attach material 204 (e.g., tape or epoxy). The patterned substrate 210 has eight conductive (e.g., metal) elements 220 formed within holes, grooves, and cavities in the patterned substrate 210. Each conductive element 220 comprises a vertical via structure 222 connected to a horizontal routing structure 224 connected to a lead structure 226 that functions as an exposed lead of the QFN IC package 200. Conductive (e.g., copper or other metal) bumps 205 provide electrical interconnections between bond pads 203 on the active surface of the IC die 202 and the via structures 222 of the conductive elements 220. The die 202 and the top surface (as shown in FIG. 2B) of the substrate 210 are encapsulated within a suitable, non-conducting, molding compound 208.
  • The die 202 may comprise any type of integrated circuit, such as an application specific IC (ASIC), a microprocessor, a sensor, etc., and the present invention is not limited by the type of die.
  • In certain implementations, the substrate 210 is made of a suitable plastic, such as Bismaleimide Triazine (BT) resin, Polyimide, or a pre-molded compound such as G770HC or G700LTD molding compound from Sumitomo Corporation of Japan. The conductive elements 220 are made of a suitable metal, such as SW100 solder from Tatsuta Electronic Materials of Taiwan. The die attach material 204 is made of a suitable adhesive, such as tape, FH-9011 Die Attach Film (DAF) from Hitachi, Ltd., of Japan, or Ablebond 2025JR epoxy from Henkel Electronics Materials of Belgium. The conductive bumps 205 are made of a suitable metal, such as copper. The die bond pads 203 are made of a suitable metal, such as NiPdAu or copper. The molding compound 208 is made of a suitable insulating material, such as epoxy.
  • Because the IC package 200 is assembled without a conventional metal lead frame, such as lead frame 110 of FIG. 1, and without conventional bond wires, such as bond wires 106 of FIG. 1, the IC package 200 can be assembled less expensively than the IC package 100 of FIG. 1.
  • FIGS. 3-5 illustrate a method of assembling the IC package 200 of FIG. 2 in accordance with a preferred embodiment of the invention.
  • FIG. 3A is an X-ray, top plan view of the patterned, non-conductive substrate 210 of FIG. 2. FIG. 3B is a cross-sectional side view of the substrate 210 along the corresponding cut-line of FIG. 3A, and FIG. 3C is an X-ray, side view of the corresponding side of the substrate 210 of FIG. 3A. As shown in FIGS. 3A-3C, the substrate 210 has a pattern of holes 312, grooves 314, and cavities 316 respectively corresponding to the via structures 222, the routing structures 224, and the lead structures 226 of the patterned substrate 210 of FIG. 2. The patterned, non-conductive substrate 210 may be fabricated using any suitable technique, such as by molding, micro drilling, or mechanical routing.
  • FIG. 4A is an X-ray, top plan view of a sub-assembly 400 that exists after the die 202 has been mounted active-side-down onto the die side of the substrate 210 of FIG. 2. FIG. 4B is a cross-sectional side view of the sub-assembly 400 along the corresponding cut-line of FIG. 4A. Note that the die 202 already has the bumps 205 formed on the die's bond pads 203 before the die 202 is mounted onto the substrate 210. As shown in FIG. 4B, the bond pads 203 and bumps 205 coincide with the holes 312 in the substrate 210.
  • FIG. 5A is an X-ray, top plan view of a sub-assembly 500 that exists after the sub-assembly 400 of FIG. 4 has been flipped over and conductive material (e.g., solder) has been applied (e.g., by screen printing) to fill the holes 312, the grooves 314, and the cavities 316 of the patterned substrate 210, thereby respectively forming the via structures 222, the routing structures 224, and the lead structures 226 of the conductive elements 220 of FIG. 2. Note that the bumps 205 help to prevent the solder from flowing onto the die side of the substrate 210. When the bond pads 203 are made of a solder-resistant material, such as aluminum, using copper or gold for the bumps 205 supports solder attachment.
  • FIGS. 2A and 2B represents the final assembly of the IC package 200 after the sub-assembly 500 of FIG. 5 has been flipped over, and the molding compound 208 has been applied over the die side of the substrate 210 to encapsulate the die 202.
  • FIG. 6A is an X-ray, top plan view of the patterned, non-conductive substrate 610 according to an alternative embodiment of the invention. FIG. 6B is a cross-sectional side view of the substrate 610 along the corresponding cut-line of FIG. 6A. Substrate 610 is analogous to substrate 210 of FIGS. 2-5 with analogous elements having analogous labels. In addition, for each corresponding set of a hole 612, a groove 614, and a cavity 616, substrate 610 also has an additional hole 618 extending from the cavity 616 to a relatively wide opening 619 at the other side of the substrate 610. These additional holes 618 with their wide openings 619 enable conductive elements (analogous to the conductive elements 220 of FIG. 2) to be formed for the resulting IC packages that are more securely anchored within the substrate 610. In particular, when filled with solder to form one of the conductive elements, the portion of the solder filling the relatively wide opening 619 helps to anchor the conductive element within the substrate 610. Those skilled in the art will understand that other suitable designs for cavities will also provide a similar anchoring or retention function.
  • FIG. 7 is a cross-sectional side view of an IC package 700 according to another embodiment of the invention. IC package 700 is similar to IC package 200 of FIG. 2 with analogous elements labeled analogously, except that, in IC package 700, there are no conductive bumps, analogous to bumps 205 of FIG. 2, mounted onto the die pads 703 of the die 702. Instead, in IC package 700, the substrate via structures 722 directly contact the die's bond pads 703. In order to support solder attachment, the bond pads 703 are formulated with a top layer of a suitable material, such as (without limitation) NiAu, Cu, or NiPdCu.
  • FIG. 8A is a top plan view of the die 702 of FIG. 7, and FIG. 8B is a cross-sectional side view of the die 702 along the corresponding cut-line of FIG. 8A. As shown in the figures, the die pads 703 of the die 702 have no conductive bumps. FIG. 8B also shows the die-attach material 704 used to secure the die 702 onto the substrate 710 of FIG. 7.
  • FIG. 9 is a cross-sectional side view of an IC package 900 according to another embodiment of the invention. In this embodiment, the conductive elements 920 are formed by sequentially applying two different materials onto and into the patterned substrate 910: first, a layer of paste, such as SW100 conductive paste by Tatsuta Electronic Materials of Taiwan, is applied to form a relatively thin coating 921 on the surfaces of the holes, grooves, and cavities before filling the rest of those volumes with solder 923. The thin coating of paste may improve the retention of the conductive elements 920 within the substrate 910 by improving the bonding between the solder 923 and the substrate 910. Still other embodiments may involve the sequential application of three or more different materials to form the conductive elements.
  • FIG. 10 is a cross-sectional side view of an IC package 1000 according to another embodiment of the invention. IC package 1000 is similar to IC package 200 of FIG. 2 with analogous elements labeled analogously, except that, in IC package 1000, (i) the via structures 1022 and the routing structures 1024 are formed of conductive paste, while the lead structures 1026 are formed by applying solder over a coating of the conductive paste, (ii) the via structures 1022 are connected between the corresponding lead structures 1026 and the corresponding routing structures 1024, (iii) the routing structures 1024 are applied on top of the die side of the substrate 1010, and (iv) the routing structures 1024 are directly connected to the conductive bumps 1005. Note that, since the bumps 1005 do not coincide with the via structures 1022, the die 1002 sits higher above the die side of the substrate 1010 and the die-attach material 1004 is thicker than the analogous elements of IC package 200.
  • FIG. 11 is a cross-sectional side view of an IC package 1100 according to another embodiment of the invention. IC package 1100 is similar to IC package 700 of FIG. 7 with analogous elements labeled analogously, except that, in IC package 1100, (i) the via structures 1122 and the routing structures 1124 are formed of conductive paste, while the lead structures 1126 are formed of solder and (ii) the routing structures 1124 are applied onto the lead side of the substrate 1110. Also, in IC package 1100, the die attach material 1104 resides in a recess 1111 on the die side of the substrate 1110, such that the die 1102 sits lower onto the die side of the substrate 1110.
  • FIG. 12A is an X-ray, top plan view of an IC package 1200, according to one embodiment of the invention. FIG. 12B is a cross-sectional side view of the IC package 1200 along the corresponding cut-line of FIG. 12A. IC package 1200 is similar to IC package 1000 of FIG. 10 with analogous elements labeled analogously, except that, in IC package 1200, there are no via structures analogous to structures 1022 of FIG. 10. Instead, IC package 1200 has small (conductive paste) step structures 1228 that provide the electrical connections between the corresponding (solder) lead structures 1226 and the corresponding (conductive paste) routing structures 1224.
  • Although the invention has been described in the context of specific embodiments, the invention is not so limited. Those skilled in the art will understand that the invention also includes other embodiments having different combinations of some or all of the following feature options. The IC package may be with or without conductive bumps on the die bond pads. The routing structures may be located within grooves in the substrate or on the surface of the substrate, and either on the die side or the lead side. The substrate may be with or without vertical via structures that extend therethrough. The IC package may have die-attach material applied on the die side of the substrate or within a recess on the die side of the substrate. Conductive elements may be with or without solder-anchoring structures, and the conductive elements may be formed from a single conductive material or by sequentially applying two or more different materials.
  • Although the invention has been described in the context of IC packages having eight leads for a single die having eight bond pads, it will be understood that the invention can be implemented in the context of IC packages having one or more dies having any suitable numbers of leads and die bond pads.
  • It will be further understood that various changes in the details, materials, and arrangements of the parts which have been described and illustrated in order to explain embodiments of this invention may be made by those skilled in the art without departing from embodiments of the invention encompassed by the following claims.
  • In this specification including any claims, the term “each” may be used to refer to one or more specified characteristics of a plurality of previously recited elements or steps. When used with the open-ended term “comprising,” the recitation of the term “each” does not exclude additional, unrecited elements or steps. Thus, it will be understood that an apparatus may have additional, unrecited elements and a method may have additional, unrecited steps, where the additional, unrecited elements or steps do not have the one or more specified characteristics.
  • It should be understood that the steps of the exemplary methods set forth herein are not necessarily required to be performed in the order described, and the order of the steps of such methods should be understood to be merely exemplary. Likewise, additional steps may be included in such methods, and certain steps may be omitted or combined, in methods consistent with various embodiments of the invention.
  • Although the elements in the following method claims, if any, are recited in a particular sequence with corresponding labeling, unless the claim recitations otherwise imply a particular sequence for implementing some or all of those elements, those elements are not necessarily intended to be limited to being implemented in that particular sequence.
  • Reference herein to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments necessarily mutually exclusive of other embodiments. The same applies to the term “implementation.”

Claims (20)

1. An integrated circuit package, comprising:
a non-conductive substrate having a die side configured to receive an IC die and a lead side opposite the die side, a pattern formed on the substrate, wherein the pattern defines openings that extend between the die side and the lead side of the substrate, and wherein the openings comprise a plurality of holes that extend vertically from the lead side to the die side;
an IC die having an active side with bond pads, wherein the die is mounted on the die side of the substrate such that the bond pads contact the holes; and
a conductive material that fills the openings in the substrate and defines leads on the lead side of the substrate, and forms electrical connections between the die bond pads and the leads.
2. The integrated circuit package of claim 1, wherein the active side of the die faces the die side of the substrate.
3. The integrated circuit package of claim 2, wherein no bond wires connect the die bond pads and the leads of the IC package.
4. The integrated circuit package of claim 2, further comprising a molding compound that covers the die and the die side of the substrate.
5. The integrated circuit package of claim 2, further comprising conductive bumps formed on the die bond pads, wherein the conductive bumps support electrical connection between the bond pads and corresponding ones of the leads.
6. The integrated circuit package of claim 2, wherein no conductive bumps are formed on the die bond pads.
7. The integrated circuit package of claim 1, wherein the openings in the substrate comprise a plurality of cavities on the lead side of the substrate filled with the conductive material to form the leads of the IC package.
8. The integrated circuit package of claim 7, wherein:
the openings in the substrate further comprise a plurality of grooves, each groove connecting a hole with a corresponding cavity;
the die bond pads coincide with the holes such that the conductive material filling the holes forms electrical connections to the die bond pads; and
the grooves are filled with the conductive material to support the electrical connections between the die bond pads and the package leads.
9. The integrated circuit package of claim 7, wherein:
each hole coincides with a corresponding cavity; and
conductive traces are formed on the substrate die side electrically connecting the die bond pads and the conductive material filling the corresponding holes.
10. The integrated circuit package of claim 7, wherein:
the die bond pads coincide with the holes that the conductive material filling the holes forms electrical connections to the die bond pads; and
conductive traces are formed on the substrate lead side electrically connecting the conductive material filling the holes and the package leads.
11. The integrated circuit package of claim 1, wherein the conductive material comprises solder.
12. A method for assembling an integrated circuit (IC) package, comprising:
(a) providing a substrate having a die side configured to receive an IC die and a lead side opposite the die side, wherein a pattern is formed on the substrate that defines openings that extend between the die side and the lead side;
(b) mounting an IC die on the substrate die side, wherein bond pads on an active surface of the die are facing the substrate die side; and
(c) applying a conductive material to fill the openings and form package leads.
13. The method of claim 12, further comprising applying a molding compound to the substrate die side to encapsulate the die.
14. The method of claim 12, wherein step (c) comprises:
applying a coating of a first material in the openings in the substrate; and
applying the conductive material over the coating of the first material.
15. The method of claim 14, wherein applying the conductive material comprises screen printing solder over the coating of the first material.
16. The method of claim 12, wherein:
the openings in the substrate comprise a plurality of cavities on the lead side of the substrate and a plurality of holes on the die side of the substrate; and
step (c) comprises:
(c1) filling the cavities with the conductive material to form the package leads; and
(c2) filling the holes with the conductive material to form electrical connections between the die bond pads and the package leads.
17. The method of claim 16, wherein:
the openings in the substrate further comprise a plurality of grooves, each groove connecting a hole and a corresponding cavity;
the die bond pads coincide with the holes on the substrate die side; and
step (c2) comprises:
filling the holes with the conductive material to form electrical connections to the die bond pads; and
filling the grooves with the conductive material to form the electrical connections between the die bond pads and the package leads.
18. The method of claim 16, wherein:
each hole coincides with a corresponding cavity; and
further comprising forming conductive traces on the substrate die side to electrically connect the die bond pads to the conductive material filling the corresponding holes.
19. The method of claim 16, wherein:
the die bond pads coincide with the holes on the substrate die side;
step (c2) comprises filling the holes with the conductive material to form electrical connections to the die bond pads; and
further comprising forming conductive traces on the substrate lead side to electrically connect the conductive material filling the holes and the package leads.
20. The method of claim 12, wherein:
the openings in the substrate comprise a plurality of cavities on the substrate lead side and a plurality of steps on the substrate die side; and
step (c) comprises:
filling the cavities with the conductive material to form the package leads; and
filling the steps with the conductive material to form the electrical connections between the die bond pads and the package leads.
US14/883,638 2015-10-15 2015-10-15 IC device having patterned, non-conductive substrate Active US9646853B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/883,638 US9646853B1 (en) 2015-10-15 2015-10-15 IC device having patterned, non-conductive substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/883,638 US9646853B1 (en) 2015-10-15 2015-10-15 IC device having patterned, non-conductive substrate

Publications (2)

Publication Number Publication Date
US20170110339A1 true US20170110339A1 (en) 2017-04-20
US9646853B1 US9646853B1 (en) 2017-05-09

Family

ID=58524216

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/883,638 Active US9646853B1 (en) 2015-10-15 2015-10-15 IC device having patterned, non-conductive substrate

Country Status (1)

Country Link
US (1) US9646853B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11769717B2 (en) * 2019-08-27 2023-09-26 Rohm Co., Ltd. Semiconductor device for reducing concentration of thermal stress acting on bonding layers
JP7382175B2 (en) 2019-08-26 2023-11-16 ローム株式会社 semiconductor equipment
JP7382170B2 (en) 2019-08-02 2023-11-16 ローム株式会社 semiconductor equipment

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090057858A1 (en) * 2007-08-28 2009-03-05 Broadcom Corporation Low cost lead frame package and method for forming same
US20110074024A1 (en) * 2003-11-10 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Bump-on-Lead Interconnection
US20130065361A1 (en) * 2011-09-14 2013-03-14 Chipmos Technologies Inc. Chip package structure and method for manufacturing the same
US20130075924A1 (en) * 2011-09-23 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Stacked Vias Within Interconnect Structure for FO-WLCSP
US20140374901A1 (en) * 2013-06-21 2014-12-25 Samsung Electronics Co., Ltd Semiconductor package and method of fabricating the same
US20150001708A1 (en) * 2013-06-28 2015-01-01 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Low Profile 3D Fan-Out Package
US9508687B2 (en) * 2011-08-24 2016-11-29 Tessera, Inc. Low cost hybrid high density package

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL110261A0 (en) 1994-07-10 1994-10-21 Schellcase Ltd Packaged integrated circuit
US6569248B1 (en) 2000-09-11 2003-05-27 Allen David Hertz Apparatus for selectively applying solder mask
US20120018498A1 (en) 2010-07-20 2012-01-26 Mediatek (Shenzhen) Inc. Pre-solder method and rework method for multi-row qfn chip
US20130043573A1 (en) 2011-08-15 2013-02-21 Advanced Analogic Technologies (Hong Kong) Limited Solder Bump Bonding In Semiconductor Package Using Solder Balls Having High-Temperature Cores
US8841758B2 (en) 2012-06-29 2014-09-23 Freescale Semiconductor, Inc. Semiconductor device package and method of manufacture
US8778735B1 (en) 2013-06-29 2014-07-15 Alpha & Omega Semiconductor, Inc. Packaging method of molded wafer level chip scale package (WLCSP)
US10032696B2 (en) 2012-12-21 2018-07-24 Nvidia Corporation Chip package using interposer substrate with through-silicon vias

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110074024A1 (en) * 2003-11-10 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Bump-on-Lead Interconnection
US20090057858A1 (en) * 2007-08-28 2009-03-05 Broadcom Corporation Low cost lead frame package and method for forming same
US9508687B2 (en) * 2011-08-24 2016-11-29 Tessera, Inc. Low cost hybrid high density package
US20130065361A1 (en) * 2011-09-14 2013-03-14 Chipmos Technologies Inc. Chip package structure and method for manufacturing the same
US20130075924A1 (en) * 2011-09-23 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Stacked Vias Within Interconnect Structure for FO-WLCSP
US20140374901A1 (en) * 2013-06-21 2014-12-25 Samsung Electronics Co., Ltd Semiconductor package and method of fabricating the same
US20150001708A1 (en) * 2013-06-28 2015-01-01 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Low Profile 3D Fan-Out Package

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7382170B2 (en) 2019-08-02 2023-11-16 ローム株式会社 semiconductor equipment
JP7382175B2 (en) 2019-08-26 2023-11-16 ローム株式会社 semiconductor equipment
US11769717B2 (en) * 2019-08-27 2023-09-26 Rohm Co., Ltd. Semiconductor device for reducing concentration of thermal stress acting on bonding layers

Also Published As

Publication number Publication date
US9646853B1 (en) 2017-05-09

Similar Documents

Publication Publication Date Title
JP5227501B2 (en) Stack die package and method of manufacturing the same
US6984878B2 (en) Leadless leadframe with an improved die pad for mold locking
US20030006055A1 (en) Semiconductor package for fixed surface mounting
KR19980020726A (en) Chip scale ball grid array package and its manufacturing method
US20150069537A1 (en) Package-on-package semiconductor sensor device
KR101189001B1 (en) Pre-molded,clip-bonded multi-die semiconductor package
US9478517B2 (en) Electronic device package structure and method of fabricating the same
US9029999B2 (en) Semiconductor sensor device with footed lid
US20140374848A1 (en) Semiconductor sensor device with metal lid
US20090051019A1 (en) Multi-chip module package
US8604610B1 (en) Flexible power module semiconductor packages
US7439098B2 (en) Semiconductor package for encapsulating multiple dies and method of manufacturing the same
US7642638B2 (en) Inverted lead frame in substrate
US9646853B1 (en) IC device having patterned, non-conductive substrate
US10535535B2 (en) Semiconductor product and corresponding method
US6627990B1 (en) Thermally enhanced stacked die package
EP3647755A1 (en) Sensor device with flip-chip die and interposer
US9461009B1 (en) Method and apparatus for assembling a semiconductor package
US8987881B2 (en) Hybrid lead frame and ball grid array package
US6650005B2 (en) Micro BGA package
US9117807B2 (en) Integrated passives package, semiconductor module and method of manufacturing
US9638596B2 (en) Cavity-down pressure sensor device
KR100487135B1 (en) Ball Grid Array Package
US9196576B2 (en) Semiconductor package with stress relief and heat spreader
US20140231977A1 (en) Semiconductor packages with low stand-off interconnections between chips

Legal Events

Date Code Title Description
AS Assignment

Owner name: FREESCALE SEMICONDUCTOR,INC, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOW, KAI YUN;EU, POH LENG;REEL/FRAME:036795/0677

Effective date: 20150928

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001

Effective date: 20160525

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040626/0683

Effective date: 20161107

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);SIGNING DATES FROM 20161104 TO 20161107;REEL/FRAME:041414/0883

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097

Effective date: 20190903

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4