US20160351235A1 - Semiconductor devices having initialization circuits and semiconductor systems including the same - Google Patents
Semiconductor devices having initialization circuits and semiconductor systems including the same Download PDFInfo
- Publication number
- US20160351235A1 US20160351235A1 US14/850,520 US201514850520A US2016351235A1 US 20160351235 A1 US20160351235 A1 US 20160351235A1 US 201514850520 A US201514850520 A US 201514850520A US 2016351235 A1 US2016351235 A1 US 2016351235A1
- Authority
- US
- United States
- Prior art keywords
- signal
- boot
- response
- generating
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 140
- 238000001514 detection method Methods 0.000 claims abstract description 77
- 230000004044 response Effects 0.000 claims abstract description 63
- 230000010355 oscillation Effects 0.000 claims description 14
- 238000013500 data storage Methods 0.000 claims description 8
- 230000036413 temperature sense Effects 0.000 claims description 2
- 230000002194 synthesizing effect Effects 0.000 claims 2
- 230000003139 buffering effect Effects 0.000 claims 1
- 101150066284 DET2 gene Proteins 0.000 description 19
- 102000012677 DET1 Human genes 0.000 description 18
- 101150113651 DET1 gene Proteins 0.000 description 18
- 238000010586 diagram Methods 0.000 description 12
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 4
- 230000008867 communication pathway Effects 0.000 description 3
- 101000741396 Chlamydia muridarum (strain MoPn / Nigg) Probable oxidoreductase TC_0900 Proteins 0.000 description 2
- 101000741399 Chlamydia pneumoniae Probable oxidoreductase CPn_0761/CP_1111/CPj0761/CpB0789 Proteins 0.000 description 2
- 101000741400 Chlamydia trachomatis (strain D/UW-3/Cx) Probable oxidoreductase CT_610 Proteins 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 102100038204 Large neutral amino acids transporter small subunit 1 Human genes 0.000 description 1
- 102100038235 Large neutral amino acids transporter small subunit 2 Human genes 0.000 description 1
- 108091006232 SLC7A5 Proteins 0.000 description 1
- 108091006238 SLC7A8 Proteins 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40611—External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/148—Details of power up or power down circuits, standby circuits or recovery circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/16—Storage of analogue signals in digital stores using an arrangement comprising analogue/digital [A/D] converters, digital memories and digital/analogue [D/A] converters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
Definitions
- Embodiments of the present disclosure generally relate to semiconductor devices and semiconductor systems and, more particularly, to semiconductor devices having initialization circuits and semiconductor systems including the same.
- semiconductor devices may receive an external power supply voltage signal to operate.
- a level of the external power supply voltage signal may gradually increase with a certain slope from a ground voltage level to a target voltage level.
- the semiconductor devices may malfunction due to a low level of the external power supply voltage signal.
- the semiconductor devices may be designed to start the various operations after a level of the external power supply voltage signal reaches a target voltage level.
- Each of the semiconductor devices may include various internal circuits for executing various operations such as a read operation and a write operation. It may be necessary to initialize the internal circuits included in the semiconductor device to allow for stable operation of the semiconductor device after the external power supply voltage signal is applied to the semiconductor device. In addition, data stored in memory cells included in the semiconductor device may need to have stable levels to allow for stable operation of the semiconductor device.
- a semiconductor device may be provided.
- the semiconductor device may include a boot-up operation circuit configured for executing a boot-up operation during a boot-up operation period after a power supply voltage signal reaches a predetermined level.
- the boot-up operation circuit may be configured for generating a boot-up period signal.
- the boot-up period signal may be enabled during the boot-up operation period.
- the semiconductor device may include a sensing circuit configured for sensing the boot-up period signal and a clock enablement signal to generate a first detection signal and a second detection signal.
- the semiconductor device may include an initialization circuit configured for executing an initialization operation in response to the first and second detection signals.
- a semiconductor system may be provided.
- the semiconductor system may include a first semiconductor device and a second semiconductor device.
- the first semiconductor device may output a power supply voltage signal and a clock enablement signal.
- the second semiconductor device may execute a boot-up operation during a boot-up operation period after the power supply voltage signal reaches a predetermined level and may generate a boot-up period signal.
- the boot-up period signal may be enabled during the boot-up operation period.
- the second semiconductor device may execute an initialization operation in response to the boot-up period signal and the clock enablement signal.
- a semiconductor system may include a first semiconductor device and a second semiconductor device.
- the first semiconductor device may output a power supply voltage signal and a clock enablement signal.
- the second semiconductor device may execute a boot-up operation during a boot-up operation period after the power supply voltage signal reaches a predetermined level and may generate a boot-up period signal.
- the boot-up period signal may be enabled during the boot-up operation period.
- the second semiconductor device may generate a reset flag signal in response to the boot-up period signal and the clock enablement signal and may output the reset flag signal to the first semiconductor device.
- a semiconductor device may include a boot-up operation circuit configured for executing a boot-up operation and configured for generating a boot-up period signal.
- the semiconductor device may include a sensing circuit configured for sensing the boot-up period signal and a clock enablement signal.
- the semiconductor device may include an initialization circuit configured for executing an initialization operation if the clock enablement signal is enabled after the boot-up operation terminates.
- FIG. 1 is a block diagram illustrating a representation of an example of a semiconductor system according to an embodiment.
- FIG. 2 is a block diagram illustrating a representation of an example of a boot-up operation circuit included in the semiconductor system of FIG. 1 .
- FIG. 3 is a block diagram illustrating a representation of an example of a control data generator included in the boot-up operation circuit of FIG. 2 .
- FIG. 4 is a block diagram illustrating a representation of an example of an initialization circuit included in the semiconductor system of FIG. 1 .
- FIG. 5 is a block diagram illustrating a representation of an example of a control signal generator included in the initialization circuit of FIG. 4 .
- FIG. 6 is a circuit diagram illustrating a representation of an example of a flag signal generator included in the initialization circuit of FIG. 4 .
- FIG. 7 is a circuit diagram illustrating a representation of an example of an auto-refresh signal generator included in the initialization circuit of FIG. 4 .
- FIG. 8 is a timing diagram illustrating a representation of an example of an operation of the semiconductor system illustrated in FIGS. 1 to 7 .
- FIG. 9 is a block diagram illustrating a representation of an example of the initialization circuit included in the semiconductor system of FIG. 1 .
- FIG. 10 is a block diagram illustrating a representation of an example of a semiconductor system according to an embodiment.
- FIG. 11 illustrates a block diagram of an example of a representation of a system employing a semiconductor system and/or semiconductor device in accordance with the various embodiments discussed above with relation to FIGS. 1-10 .
- Various embodiments may be directed to semiconductor devices having initialization circuits and semiconductor systems including the same.
- a semiconductor system may include a first semiconductor device 11 and a second semiconductor device 12 .
- the second semiconductor device 12 may include a power-up signal generation circuit 121 , a boot-up operation circuit 122 , a sensing circuit 123 , and an initialization circuit 124 .
- the sensing circuit 123 may include a first sensor 125 and a second sensor 126 .
- the first semiconductor device 11 may apply a power supply voltage signal VDD and a clock enablement signal CKE to the second semiconductor device 12 .
- the clock enablement signal CKE may be transmitted together with an address signal (not illustrated) through the same signal line.
- the clock enablement signal CKE and the address signal may be separately transmitted through different signal lines.
- a level of the power supply voltage signal VDD may be set differently according to the various embodiments.
- the power-up signal generation circuit 121 may sense a level of the power supply voltage signal VDD to generate a power-up signal PWRUP.
- the power-up signal PWRUP may be set to have a logic “high” level during a time period (hereinafter, referred to as a power-up period) from a point of time that the power supply voltage signal VDD is applied to the second semiconductor device 12 till a point of time that the power supply voltage signal VDD reaches a target voltage level.
- the power-up signal PWRUP may be set to fall down to a logic “low” level from a logic “high” level after the power-up period ends.
- the power-up signal PWRUP may be set to have a logic “low” level during the power-up period and to rise up to a logic “high” level after the power-up period ends.
- the boot-up operation circuit 122 may generate a boot-up period signal BTUP in response to the power-up signal PWRUP.
- the boot-up period signal BTUP may be enabled during a boot-up operation period,
- the boot-up operation circuit 122 may generate the boot-up period signal BTUP.
- the boot-up period signal BTUP may be enabled in synchronization with a point of time that a level of the power-up signal PWRUP is changed after the power-up period ends. After a boot-up operation is executed during the boot-up operation period, the boot-up period signal BTUP may be disabled.
- a logic level of the enabled boot-up period signal BTUP and a length of the boot-up operation period may be set differently according to the various embodiments.
- the first sensor 125 may sense a point of time that the boot-up period signal BTUP is disabled, thereby generating a first detection signal DET 1 .
- the first sensor 125 may generate the first detection signal DET 1 which is enabled at a point of time that the boot-up period signal BTUP is disabled after the boot-up operation period ends.
- a logic level of the enabled first detection signal DET 1 may be set differently according to the various embodiments.
- the second sensor 126 may generate a second detection signal DET 2 in response to the clock enablement signal CKE.
- the second sensor 126 may generate the second detection signal DET 2 and the second detection signal DET 2 may be enabled at a point of time that the clock enablement signal CKE is enabled.
- the first semiconductor device 11 may output the clock enablement signal CKE which is enabled to generate an internal clock signal (not illustrated) of the second semiconductor device 12 .
- Logic levels of the clock enablement signal CKE and the second detection signal DET 2 which are enabled may be set differently according to the various embodiments.
- the initialization circuit 124 may execute an initialization operation of the second semiconductor device 12 in response to the first and second detection signals DET 1 and DET 2 .
- the initialization circuit 124 may be designed to execute the initialization operation of the second semiconductor device 12 if both of the first and second detection signals DET 1 and DET 2 are enabled.
- the initialization circuit 124 may include an auto-refresh operation, a temperature sense initialization operation, a data output initialization operation, and a power supply initialization operation.
- An active operation and a pre-charge operation of the second semiconductor device 12 may be executed by the auto-refresh operation.
- the auto-refresh operation may lead to a stable power management of the semiconductor system.
- the boot-up operation circuit 122 may include a period signal generator 21 , a control data generator 22 , and a first cell block 23 .
- the boot-up operation circuit 122 may include a first data latch unit 24 , a second cell block 25 , a second data latch unit 26 , and a verifier 27 .
- the period signal generator 21 may generate the boot-up period signal BTUP in response to the power-up signal PWRUP and a boot-up end signal BP_END.
- the boot-up period signal BTUP may be enabled if a level of the power-up signal PWRUP is changed after the power-up period ends.
- the boot-up period signal BTUP may be disabled if the boot-up end signal BP_END is enabled.
- the boot-up period signal BTUP may be disabled if control data CNT_DATA are transmitted to the first and second latch units 24 and 26 .
- the control data generator 22 may execute the boot-up operation while the boot-up period signal BTUP is enabled.
- the boot-up operation may be an operation that the control data CNT_DATA generated from the control data generator 22 are transmitted to the first and second latch units 24 and 26 .
- the control data CNT_DATA may be stored in an e-fuse array (not illustrated) included in the control data generator 22 .
- the control data CNT_DATA may include information for executing internal control operations of the first and second cell blocks 23 and 25 .
- the information for executing the internal control operations may mean or include repair information or setting information for repairing failed cells.
- the information included in the control data CNT_DATA for the internal control operation of the first cell block 23 may be transmitted to and latched in the first data latch unit 24 by the boot-up operation, and the information included in the control data CNT_DATA for the internal control operation of the second cell block 25 may be transmitted to and latched in the second data latch unit 26 by the boot-up operation.
- the verifier 27 may receive first and second latch signals LAT 1 and LAT 2 respectively outputted from the first and second latch units 24 and 26 to generate the boot-up end signal BP_END.
- the boot-up end signal BP_END may be enabled if the boot-up operation is normally executed.
- the verifier 27 may generate the boot-up end signal BP_END which is enabled if the information included in the control data CNT_DATA for the internal control operation of the first cell block 23 is transmitted to and latched in the first data latch unit 24 and the information included in the control data CNT_DATA for the internal control operation of the second cell block 25 is transmitted to and latched in the second data latch unit 26 .
- the control data generator 22 may be configured to include a read signal generator 31 , a row controller 32 , a control data storage unit 33 , and a column controller 34 . While the boot-up period signal BTUP is enabled, the read signal generator 31 may generate a read signal RD. The read signal RD may be enabled in order to output the control data CNT_DATA stored in the control data storage unit 33 .
- the row controller 32 may generate a row address signal RADD and an internal voltage signal VRD in synchronization with the read signal RD and may apply the row address signal RADD and the internal voltage signal VRD to the control data storage unit 33 .
- the column controller 34 may generate a column address signal CADD in synchronization with the read signal RD and may apply the column address signal CADD to the control data storage unit 33 .
- the control data storage unit 33 may transmit data of memory cells (not illustrated) connected to a low line (not illustrated) selected by the row address signal RADD to column lines (not illustrated) according to the internal voltage signal VRD and may sense and amplify the data loaded on the selected column lines (not illustrated) to output the amplified data as the control data CNT_DATA.
- the initialization circuit 124 may include a control signal generator 41 , a flag signal generator 42 , an auto-refresh signal generator 43 and an auto-refresh control circuit 44 .
- the control signal generator 41 may generate a pulse of a control signal CNTP in response to the first and second detection signals DET 1 and DET 2 .
- the control signal generator 41 may generate the pulse of the control signal CNTP if both of the first and second detection signals DET 1 and DET 2 are enabled. A configuration and an operation of the control signal generator 41 will be described below with reference to FIG. 5 later.
- the flag signal generator 42 may generate a flag signal RST_FLAG in response to the control signal CNTP and a drive control signal DRV_CNT. For example, the flag signal generator 42 may generate the flag signal RST_FLAG. The flag signal RST_FLAG may be enabled if the pulse of the control signal CNTP is created. The flag signal generator 42 may generate the flag signal RST_FLAG disabled if the drive control signal DRV_CNT is enabled. Logic levels of the enabled flag signal RST_FLAG and the disabled flag signal RST_FLAG may be set differently according to the various embodiments. A configuration and an operation of the flag signal generator 42 will be described below with reference to FIG. 6 later.
- the auto-refresh signal generator 43 may generate the drive control signal DRV_CNT and a pulse of an auto-refresh signal AREFP in response to the flag signal RST_FLAG and a clock signal CLK. For example, the auto-refresh signal generator 43 may generate at least one pulse of the auto-refresh signal AREFP in synchronization with the clock signal CLK if the flag signal RST_FLAG is enabled.
- the auto-refresh signal generator 43 may generate the drive control signal DRV_CNT.
- the drive control signal DRV_CNT may be enabled after a predetermined period elapses on the basis of the clock signal CLK from a point of time that the flag signal RST_FLAG is enabled.
- a logic level of the enabled drive control signal DRV_CNT and a length of the predetermined period may be set differently according to the various embodiments. A configuration and an operation of the auto-refresh signal generator 43 will be described below with reference to FIG. 7 later.
- the auto-refresh control circuit 44 may control the execution of the auto-refresh operation for stably retaining the data stored in the memory cells included in the second semiconductor device 12 , if the pulse of the auto-refresh signal AREFP is created.
- the control signal generator 41 may include a detection signal synthesizer 51 and a pulse generator 52 .
- the detection signal synthesizer 51 may include a NAND gate NAND 51 and an inverter IV 51 .
- the detection signal synthesizer 51 may synthesize the first and second detection signals DET 1 and DET 2 to generate a synthesized detection signal DET_SUM.
- the detection signal synthesizer 51 may be configured to generate the synthesized detection signal DET_SUM.
- the synthesized detection signal DET_SUM may be enabled if both of the first and second detection signals DET 1 and DET 2 are enabled.
- the pulse generator 52 may generate the control signal CNTP in response to the synthesized detection signal DET_SUM.
- the pulse generator 52 may generate a pulse of the control signal CNTP if the synthesized detection signal DET_SUM is enabled.
- the flag signal generator 42 may include a pull-down signal generator 61 , a driver 62 and an output unit 63 .
- the pull-down signal generator 61 may include inverters IV 61 and IV 62 and NAND gates NAND 61 and NAND 62 .
- the pull-down signal generator 61 may generate a pull-down signal PD.
- the pull-down signal PD may be enabled to have a logic “high” level if a pulse of the control signal CNTP is inputted to the pull-down signal generator 61 , while the flag signal RST_FLAG is disabled to have a logic “low” level.
- the pull-down signal generator 61 may generate the pull-down signal PD disabled to have a logic “low” level while the control signal CNTP has a logic “high” level.
- the driver 62 may include an inverter IV 63 , a PMOS transistor P 61 and an NMOS transistor N 61 .
- the driver 62 may pull down a node ND 61 to a ground voltage VSS if the pull-down signal PD enabled to have a logic “high” level is inputted thereto.
- the driver 62 may generate a pull-up signal PUB enabled to have a logic “low” level if the drive control signal DRV_CNT enabled to have a logic “high” level is inputted thereto and may pull up the node ND 61 to an internal voltage VPERI.
- the output unit 63 may include inverters IV 64 , IV 65 , IV 66 and IV 67 and may buffer a signal of the node ND 61 to generate the flag signal RST_FLAG.
- the flag signal generator 42 having the aforementioned configurations may generate the flag signal RST_FLAG enabled if a pulse of the control signal CNTP is created and may generate the flag signal RST_FLAG disabled if the drive control signal DRV_CNT is enabled.
- the auto-refresh signal generator 43 may include a counter 71 , a pulse output unit 72 and a drive control signal generator 73 .
- the counter 71 may output counted signals CNT ⁇ 1:4>.
- the counted signals CNT ⁇ 1:4> may be sequentially counted in synchronization with the clock signal CLK while the flag signal RST_FLAG is enabled.
- the pulse output unit 72 may be configured to generate pulses of the auto-refresh signal AREFP whenever the counted signals CNT ⁇ 1:4> are counted.
- the drive control signal generator 73 may generate the drive control signal DRV_CNT.
- the drive control signal DRV_CNT may be enabled if the counted signals CNT ⁇ 1:4> have the same level combination as a predetermined level combination.
- the auto-refresh signal generator 43 may generate the pulses of the auto-refresh signal AREFP when the counted signals CNT ⁇ 1:4> have level combinations of ‘0001’, ‘0010’, ‘0011’, ‘0100’, ‘0101’ and ‘0110’.
- the auto-refresh signal generator 43 may generate the drive control signal DRV_CNT enabled when the counted signals CNT ⁇ 1:4> have a level combination of ‘0110’.
- the level combination of ‘0001’ means, for example, that a first counted signal CNT ⁇ 1> has a logic “high(1)” level and all of second to fourth counted signals CNT ⁇ 2:4> have a logic “low(0)” level.
- FIG. 8 An operation of the semiconductor system described with reference to FIGS. 1 to 7 will be described hereinafter with reference to FIG. 8 .
- a level of the power-up signal PWRUP may change from a logic “high” level into a logic “low” level because a level of the power supply voltage signal VDD rises up to reach a target voltage level and the power-up period ends.
- the boot-up period signal BTUP may be enabled to have a logic “high” level due to a level transition of the power-up signal PWRUP.
- the boot-up period signal BTUP may have an enabled state during a predetermined boot-up operation period (from the point of time “t 81 ” till a point of time “t 82 ”) and may be disabled to a logic “low” level after the predetermined boot-up operation period.
- the boot-up operation may be executed so that the control data CNT_DATA are transmitted to the first and second data latch units 24 and 26 .
- the first detection signal DET 1 may be enabled to have a logic “high” level in synchronization with the point of time “t 82 ” that the boot-up operation ends
- the second detection signal DET 2 may be enabled to have a logic “high” level in synchronization with a point of time “t 83 ” that a level of the clock enablement signal CKE changes from a logic “low” level into a logic “high” level.
- a pulse of the control signal CNTP may be created in synchronization with the point of time “t 83 ” that both of the first and second detection signals DET 1 and DET 2 are enabled to have a logic “high” level.
- the flag signal RST_FLAG may be enabled to have a logic “high” level by the pulse of the control signal CNTP.
- the flag signal RST_FLAG may be disabled to have a logic “low” level by the drive control signal DRV_CNT which is enabled to have a logic “high” level.
- the predetermined period (t 83 ⁇ t 84 ) may be set according to a level combination of the counted signals CNT ⁇ 1:4> generated from the auto-refresh signal generator ( 43 of FIG. 7 ).
- Pulses of the auto-refresh signal AREFP may be created according to the counted signals CNT ⁇ 1:4> that are counted in synchronization with the clock signal CLK while the flag signal RST_FLAG is enabled to have a logic “high” level. Whenever the pulses of the auto-refresh signal AREFP are created, the auto-refresh operation for stably retaining the data stored in memory cells (not illustrated) included in the second semiconductor device 12 may be executed and controlled.
- the semiconductor system according to an embodiment may execute the auto-refresh operation if the clock enablement signal CKE is enabled after the boot-up operation terminates. That is, the semiconductor system according to an embodiment may execute the auto-refresh operation for stably retaining the data stored in the memory cells when the second semiconductor device 12 is in a condition for a stable operation after the power supply voltage VDD is stabilized.
- the semiconductor system according to an embodiment may execute the auto-refresh operation based on the boot-up operation and the clock enablement signal CKE.
- the initialization operation may be stably executed regardless of a reset command provided from an external system or various mount environments.
- the initialization circuit 124 may include a control signal generator 91 , a flag signal generator 92 , a temperature oscillation signal generator 93 and a data output unit 94 .
- the control signal generator 91 may generate a pulse of the control signal CNTP in response to the first and second detection signals DET 1 and DET 2 .
- the control signal generator 91 may generate the pulse of the control signal CNTP if both of the first and second detection signals DET 1 and DET 2 are enabled.
- the flag signal generator 92 may generate the flag signal RST_FLAG.
- the flag signal RST_FLAG may be enabled if the pulse of the control signal CNTP is inputted into the flag signal generator 92 .
- the temperature oscillation signal generator 93 may generate, store and output a temperature oscillation signal T_OSC.
- the cycle time of the temperature oscillation signal T_OSC may change according to a temperature if the enabled flag signal RST_FLAG is inputted into the temperature oscillation signal generator 93 .
- the temperature oscillation signal generator 93 may be configured to include an oscillator (not illustrated), and the oscillator may be activated to generate the temperature oscillation signal T_OSC if the flag signal RST_FLAG is enabled.
- the data output unit 94 may receive internal data DIN ⁇ 1:N> to generate output data DOUT ⁇ 1:N>, if the enabled flag signal RST_FLAG is inputted thereto.
- the data output unit 94 may include a circuit for receiving and latching the internal data DIN ⁇ 1:N>, a circuit for aligning the internal data DIN ⁇ 1:N>, and a circuit for driving the output data DOUT ⁇ 1:N>.
- a semiconductor system including the initialization circuit 124 having the aforementioned configurations with regards to FIG. 9 may execute various auto-refresh operations for generating the temperature oscillation signal T_OSC and the output data DOUT ⁇ 1:N>, if the internal data DIN ⁇ 1:N> is inputted to the initialization circuit 124 after the boot-up operation terminates.
- a semiconductor system may include a first semiconductor device 101 and a second semiconductor device 102 .
- the second semiconductor device 102 may include a power-up signal generation circuit 1021 , a boot-up operation circuit 1022 , a sensing circuit 1023 , and a reset flag generation circuit 1024 .
- the sensing circuit 1023 may include a first sensor 1031 and a second sensor 1032 .
- the first semiconductor device 101 may apply a power supply voltage signal VDD and a clock enablement signal CKE to the second semiconductor device 102 .
- the clock enablement signal CKE may be transmitted together with an address signal (not illustrated) through the same signal line.
- the clock enablement signal CKE and the address signal may be separately transmitted through different signal lines.
- a level of the power supply voltage signal VDD may be set differently according to the various embodiments.
- the power-up signal generation circuit 1021 may sense a level of the power supply voltage signal VDD to generate a power-up signal PWRUP.
- the power-up signal PWRUP may be set to have a logic “high” level during a time period (hereinafter, referred to as a power-up period) from a point of time that the power supply voltage signal VDD is applied to the second semiconductor device 102 till a point of time that the power supply voltage signal VDD reaches a target voltage level and may be set to fall down to a logic “low” level from a logic “high” level after the power-up period ends.
- the power-up signal PWRUP may be set to have a logic “low” level during the power-up period and to rise up to a logic “high” level after the power-up period ends.
- the boot-up operation circuit 1022 may generate a boot-up period signal BTUP.
- the boot-up period signal BTUP may be enabled during a boot-up operation period, in response to the power-up signal PWRUP.
- the boot-up operation circuit 1022 may generate the boot-up period signal BTUP enabled in synchronization with a point of time that a level of the power-up signal PWRUP is changed after the power-up period ends. After a boot-up operation is executed during the boot-up operation period, the boot-up period signal BTUP may be disabled.
- a logic level of the enabled boot-up period signal BTUP and a length of the boot-up operation period may be set differently according to the various embodiments.
- the first sensor 1031 may sense a point of time that the boot-up period signal BTUP is disabled, thereby generating a first detection signal DET 1 .
- the first sensor 1031 may generate the first detection signal DET 1 enabled at a point of time that the boot-up period signal BTUP is disabled after the boot-up operation period ends.
- a logic level of the enabled first detection signal DET 1 may be set differently according to the various embodiments.
- the second sensor 1032 may generate a second detection signal DET 2 in response to the clock enablement signal CKE.
- the second sensor 1032 may generate the second detection signal DET 2 enabled at a point of time that the clock enablement signal CKE is enabled.
- the first semiconductor device 101 may output the clock enablement signal CKE enabled to generate an internal clock signal (not illustrated) of the second semiconductor device 102 .
- Logic levels of the clock enablement signal CKE and the second detection signal DET 2 which are enabled may be set differently according to the various embodiments.
- the reset flag generation circuit 1024 may generate a reset flag signal RST_FLAG in response to the first and second detection signals DET 1 and DET 2 and may apply the reset flag signal RST_FLAG to the first semiconductor device 101 .
- the reset flag generation circuit 1024 may generate the reset flag signal RST_FLAG enabled if both of the first and second detection signals DET 1 and DET 2 are enabled.
- the first semiconductor device 101 may verify whether the power supply voltage signal VDD applied to the second semiconductor device 102 is stable and whether the boot-up operation terminates, if the enabled reset flag signal RST_FLAG is inputted thereto.
- FIG. 11 a block diagram of a system employing a semiconductor system and/or semiconductor device in accordance with the various embodiments are illustrated and generally designated by a reference numeral 1000 .
- the system 1000 may include one or more processors (i.e., Processor) or, for example but not limited to, central processing units (“CPUs”) 1100 .
- the processor i.e., CPU
- CPU central processing units
- the processor 1100 may be used individually or in combination with other processors (i.e., CPUs). While the processor (i.e., CPU) 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that a system 1000 with any number of physical or logical processors (i.e., CPUs) may be implemented.
- a chipset 1150 may be operably coupled to the processor (i.e., CPU) 1100 .
- the chipset 1150 is a communication pathway for signals between the processor (i.e., CPU) 1100 and other components of the system 1000 .
- Other components of the system 1000 may include a memory controller 1200 , an input/output (“I/O”) bus 1250 , and a disk driver controller 1300 .
- I/O input/output
- any one of a number of different signals may be transmitted through the chipset 1150 , and those skilled in the art will appreciate that the routing of the signals throughout the system 1000 can be readily adjusted without changing the underlying nature of the system 1000 .
- the memory controller 1200 may be operably coupled to the chipset 1150 .
- the memory controller 1200 may include at least one semiconductor system and/or semiconductor device as discussed above with reference to FIGS. 1-10 .
- the memory controller 1200 can receive a request provided from the processor (i.e., CPU) 1100 , through the chipset 1150 .
- the memory controller 1200 may be integrated into the chipset 1150 .
- the memory controller 1200 may be operably coupled to one or more memory devices 1350 .
- the memory devices 1350 may include the at least one semiconductor system and/or semiconductor device as discussed above with relation to FIGS.
- the memory devices 1350 may include a plurality of word lines and a plurality of bit lines for defining a plurality of memory cells.
- the memory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, the memory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data.
- the chipset 1150 may also be coupled to the I/O bus 1250 .
- the I/O bus 1250 may serve as a communication pathway for signals from the chipset 1150 to I/O devices 1410 , 1420 , and 1430 .
- the I/O devices 1410 , 1420 , and 1430 may include, for example but are not limited to, a mouse 1410 , a video display 1420 , or a keyboard 1430 .
- the I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices 1410 , 1420 , and 1430 . In an embodiment, the I/O bus 1250 may be integrated into the chipset 1150 .
- the disk driver controller 1300 may be operably coupled to the chipset 1150 .
- the disk driver controller 1300 may serve as the communication pathway between the chipset 1150 and one internal disk driver 1450 or more than one internal disk driver 1450 .
- the internal disk driver 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data.
- the disk driver controller 1300 and the internal disk driver 1450 may communicate with each other or with the chipset 1150 using virtually any type of communication protocol, including, for example but not limited to, all of those mentioned above with regard to the I/O bus 1250 .
- system 1000 described above in relation to FIG. 11 is merely one example of a system 1000 employing a semiconductor system and/or semiconductor device as discussed above with relation to FIGS. 1-10 .
- the components may differ from the embodiments illustrated in FIG. 11 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Dram (AREA)
- Multimedia (AREA)
- Electronic Switches (AREA)
Abstract
Description
- The present application claims priority under 35 U.S.C 119(a) to Korean Application No. 10-2015-0074308, filed on May 27, 2015, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety as set forth in full.
- 1. Technical Field
- Embodiments of the present disclosure generally relate to semiconductor devices and semiconductor systems and, more particularly, to semiconductor devices having initialization circuits and semiconductor systems including the same.
- 2. Related Art
- In general, semiconductor devices may receive an external power supply voltage signal to operate. A level of the external power supply voltage signal may gradually increase with a certain slope from a ground voltage level to a target voltage level. In the event that the semiconductor devices receive the external power supply voltage signal to execute various operations including a read operation and a write operation while the level of the external power supply voltage signal increases to reach the target voltage level, the semiconductor devices may malfunction due to a low level of the external power supply voltage signal. Thus, the semiconductor devices may be designed to start the various operations after a level of the external power supply voltage signal reaches a target voltage level.
- Each of the semiconductor devices may include various internal circuits for executing various operations such as a read operation and a write operation. It may be necessary to initialize the internal circuits included in the semiconductor device to allow for stable operation of the semiconductor device after the external power supply voltage signal is applied to the semiconductor device. In addition, data stored in memory cells included in the semiconductor device may need to have stable levels to allow for stable operation of the semiconductor device.
- According to an embodiment, a semiconductor device may be provided. The semiconductor device may include a boot-up operation circuit configured for executing a boot-up operation during a boot-up operation period after a power supply voltage signal reaches a predetermined level. The boot-up operation circuit may be configured for generating a boot-up period signal. The boot-up period signal may be enabled during the boot-up operation period. The semiconductor device may include a sensing circuit configured for sensing the boot-up period signal and a clock enablement signal to generate a first detection signal and a second detection signal. The semiconductor device may include an initialization circuit configured for executing an initialization operation in response to the first and second detection signals.
- According to an embodiment, a semiconductor system may be provided. The semiconductor system may include a first semiconductor device and a second semiconductor device. The first semiconductor device may output a power supply voltage signal and a clock enablement signal. The second semiconductor device may execute a boot-up operation during a boot-up operation period after the power supply voltage signal reaches a predetermined level and may generate a boot-up period signal. The boot-up period signal may be enabled during the boot-up operation period. The second semiconductor device may execute an initialization operation in response to the boot-up period signal and the clock enablement signal.
- According to an embodiment, a semiconductor system may include a first semiconductor device and a second semiconductor device. The first semiconductor device may output a power supply voltage signal and a clock enablement signal. The second semiconductor device may execute a boot-up operation during a boot-up operation period after the power supply voltage signal reaches a predetermined level and may generate a boot-up period signal. The boot-up period signal may be enabled during the boot-up operation period. The second semiconductor device may generate a reset flag signal in response to the boot-up period signal and the clock enablement signal and may output the reset flag signal to the first semiconductor device.
- According to an embodiment, a semiconductor device may include a boot-up operation circuit configured for executing a boot-up operation and configured for generating a boot-up period signal. The semiconductor device may include a sensing circuit configured for sensing the boot-up period signal and a clock enablement signal. The semiconductor device may include an initialization circuit configured for executing an initialization operation if the clock enablement signal is enabled after the boot-up operation terminates.
-
FIG. 1 is a block diagram illustrating a representation of an example of a semiconductor system according to an embodiment. -
FIG. 2 is a block diagram illustrating a representation of an example of a boot-up operation circuit included in the semiconductor system ofFIG. 1 . -
FIG. 3 is a block diagram illustrating a representation of an example of a control data generator included in the boot-up operation circuit ofFIG. 2 . -
FIG. 4 is a block diagram illustrating a representation of an example of an initialization circuit included in the semiconductor system ofFIG. 1 . -
FIG. 5 is a block diagram illustrating a representation of an example of a control signal generator included in the initialization circuit ofFIG. 4 . -
FIG. 6 is a circuit diagram illustrating a representation of an example of a flag signal generator included in the initialization circuit ofFIG. 4 . -
FIG. 7 is a circuit diagram illustrating a representation of an example of an auto-refresh signal generator included in the initialization circuit ofFIG. 4 . -
FIG. 8 is a timing diagram illustrating a representation of an example of an operation of the semiconductor system illustrated inFIGS. 1 to 7 . -
FIG. 9 is a block diagram illustrating a representation of an example of the initialization circuit included in the semiconductor system ofFIG. 1 . -
FIG. 10 is a block diagram illustrating a representation of an example of a semiconductor system according to an embodiment. -
FIG. 11 illustrates a block diagram of an example of a representation of a system employing a semiconductor system and/or semiconductor device in accordance with the various embodiments discussed above with relation toFIGS. 1-10 . - Various embodiments of the present disclosure will be described hereinafter with reference to the accompanying drawings. However, the embodiments described herein are for illustrative purposes only and are not intended to limit the scope of the present disclosure.
- Various embodiments may be directed to semiconductor devices having initialization circuits and semiconductor systems including the same.
- Referring to
FIG. 1 , a semiconductor system according to an embodiment may include afirst semiconductor device 11 and asecond semiconductor device 12. Thesecond semiconductor device 12 may include a power-upsignal generation circuit 121, a boot-upoperation circuit 122, asensing circuit 123, and aninitialization circuit 124. Thesensing circuit 123 may include afirst sensor 125 and asecond sensor 126. - The
first semiconductor device 11 may apply a power supply voltage signal VDD and a clock enablement signal CKE to thesecond semiconductor device 12. In some embodiments, the clock enablement signal CKE may be transmitted together with an address signal (not illustrated) through the same signal line. Alternatively, the clock enablement signal CKE and the address signal may be separately transmitted through different signal lines. A level of the power supply voltage signal VDD may be set differently according to the various embodiments. - The power-up
signal generation circuit 121 may sense a level of the power supply voltage signal VDD to generate a power-up signal PWRUP. In some embodiments, the power-up signal PWRUP may be set to have a logic “high” level during a time period (hereinafter, referred to as a power-up period) from a point of time that the power supply voltage signal VDD is applied to thesecond semiconductor device 12 till a point of time that the power supply voltage signal VDD reaches a target voltage level. The power-up signal PWRUP may be set to fall down to a logic “low” level from a logic “high” level after the power-up period ends. Alternatively, the power-up signal PWRUP may be set to have a logic “low” level during the power-up period and to rise up to a logic “high” level after the power-up period ends. - The boot-up
operation circuit 122 may generate a boot-up period signal BTUP in response to the power-up signal PWRUP. The boot-up period signal BTUP may be enabled during a boot-up operation period, The boot-upoperation circuit 122 may generate the boot-up period signal BTUP. The boot-up period signal BTUP may be enabled in synchronization with a point of time that a level of the power-up signal PWRUP is changed after the power-up period ends. After a boot-up operation is executed during the boot-up operation period, the boot-up period signal BTUP may be disabled. A logic level of the enabled boot-up period signal BTUP and a length of the boot-up operation period may be set differently according to the various embodiments. - The
first sensor 125 may sense a point of time that the boot-up period signal BTUP is disabled, thereby generating a first detection signal DET1. For example, thefirst sensor 125 may generate the first detection signal DET1 which is enabled at a point of time that the boot-up period signal BTUP is disabled after the boot-up operation period ends. A logic level of the enabled first detection signal DET1 may be set differently according to the various embodiments. - The
second sensor 126 may generate a second detection signal DET2 in response to the clock enablement signal CKE. For example, thesecond sensor 126 may generate the second detection signal DET2 and the second detection signal DET2 may be enabled at a point of time that the clock enablement signal CKE is enabled. Thefirst semiconductor device 11 may output the clock enablement signal CKE which is enabled to generate an internal clock signal (not illustrated) of thesecond semiconductor device 12. Logic levels of the clock enablement signal CKE and the second detection signal DET2 which are enabled may be set differently according to the various embodiments. - The
initialization circuit 124 may execute an initialization operation of thesecond semiconductor device 12 in response to the first and second detection signals DET1 and DET2. Theinitialization circuit 124 may be designed to execute the initialization operation of thesecond semiconductor device 12 if both of the first and second detection signals DET1 and DET2 are enabled. Theinitialization circuit 124 may include an auto-refresh operation, a temperature sense initialization operation, a data output initialization operation, and a power supply initialization operation. An active operation and a pre-charge operation of thesecond semiconductor device 12 may be executed by the auto-refresh operation. Thus, the auto-refresh operation may lead to a stable power management of the semiconductor system. - Referring to
FIG. 2 , the boot-upoperation circuit 122 may include aperiod signal generator 21, acontrol data generator 22, and afirst cell block 23. The boot-upoperation circuit 122 may include a firstdata latch unit 24, asecond cell block 25, a seconddata latch unit 26, and averifier 27. - The
period signal generator 21 may generate the boot-up period signal BTUP in response to the power-up signal PWRUP and a boot-up end signal BP_END. The boot-up period signal BTUP may be enabled if a level of the power-up signal PWRUP is changed after the power-up period ends. The boot-up period signal BTUP may be disabled if the boot-up end signal BP_END is enabled. The boot-up period signal BTUP may be disabled if control data CNT_DATA are transmitted to the first andsecond latch units - The
control data generator 22 may execute the boot-up operation while the boot-up period signal BTUP is enabled. The boot-up operation may be an operation that the control data CNT_DATA generated from thecontrol data generator 22 are transmitted to the first andsecond latch units control data generator 22. The control data CNT_DATA may include information for executing internal control operations of the first and second cell blocks 23 and 25. The information for executing the internal control operations may mean or include repair information or setting information for repairing failed cells. The information included in the control data CNT_DATA for the internal control operation of thefirst cell block 23 may be transmitted to and latched in the firstdata latch unit 24 by the boot-up operation, and the information included in the control data CNT_DATA for the internal control operation of thesecond cell block 25 may be transmitted to and latched in the seconddata latch unit 26 by the boot-up operation. - The
verifier 27 may receive first and second latch signals LAT1 and LAT2 respectively outputted from the first andsecond latch units verifier 27 may generate the boot-up end signal BP_END which is enabled if the information included in the control data CNT_DATA for the internal control operation of thefirst cell block 23 is transmitted to and latched in the firstdata latch unit 24 and the information included in the control data CNT_DATA for the internal control operation of thesecond cell block 25 is transmitted to and latched in the seconddata latch unit 26. - Referring to
FIG. 3 , thecontrol data generator 22 may be configured to include aread signal generator 31, arow controller 32, a controldata storage unit 33, and acolumn controller 34. While the boot-up period signal BTUP is enabled, theread signal generator 31 may generate a read signal RD. The read signal RD may be enabled in order to output the control data CNT_DATA stored in the controldata storage unit 33. Therow controller 32 may generate a row address signal RADD and an internal voltage signal VRD in synchronization with the read signal RD and may apply the row address signal RADD and the internal voltage signal VRD to the controldata storage unit 33. Thecolumn controller 34 may generate a column address signal CADD in synchronization with the read signal RD and may apply the column address signal CADD to the controldata storage unit 33. The controldata storage unit 33 may transmit data of memory cells (not illustrated) connected to a low line (not illustrated) selected by the row address signal RADD to column lines (not illustrated) according to the internal voltage signal VRD and may sense and amplify the data loaded on the selected column lines (not illustrated) to output the amplified data as the control data CNT_DATA. - Referring to
FIG. 4 , theinitialization circuit 124 may include acontrol signal generator 41, aflag signal generator 42, an auto-refresh signal generator 43 and an auto-refresh control circuit 44. - The
control signal generator 41 may generate a pulse of a control signal CNTP in response to the first and second detection signals DET1 and DET2. For example, thecontrol signal generator 41 may generate the pulse of the control signal CNTP if both of the first and second detection signals DET1 and DET2 are enabled. A configuration and an operation of thecontrol signal generator 41 will be described below with reference toFIG. 5 later. - The
flag signal generator 42 may generate a flag signal RST_FLAG in response to the control signal CNTP and a drive control signal DRV_CNT. For example, theflag signal generator 42 may generate the flag signal RST_FLAG. The flag signal RST_FLAG may be enabled if the pulse of the control signal CNTP is created. Theflag signal generator 42 may generate the flag signal RST_FLAG disabled if the drive control signal DRV_CNT is enabled. Logic levels of the enabled flag signal RST_FLAG and the disabled flag signal RST_FLAG may be set differently according to the various embodiments. A configuration and an operation of theflag signal generator 42 will be described below with reference toFIG. 6 later. - The auto-
refresh signal generator 43 may generate the drive control signal DRV_CNT and a pulse of an auto-refresh signal AREFP in response to the flag signal RST_FLAG and a clock signal CLK. For example, the auto-refresh signal generator 43 may generate at least one pulse of the auto-refresh signal AREFP in synchronization with the clock signal CLK if the flag signal RST_FLAG is enabled. The auto-refresh signal generator 43 may generate the drive control signal DRV_CNT. The drive control signal DRV_CNT may be enabled after a predetermined period elapses on the basis of the clock signal CLK from a point of time that the flag signal RST_FLAG is enabled. A logic level of the enabled drive control signal DRV_CNT and a length of the predetermined period may be set differently according to the various embodiments. A configuration and an operation of the auto-refresh signal generator 43 will be described below with reference toFIG. 7 later. - The auto-
refresh control circuit 44 may control the execution of the auto-refresh operation for stably retaining the data stored in the memory cells included in thesecond semiconductor device 12, if the pulse of the auto-refresh signal AREFP is created. - Referring to
FIG. 5 , thecontrol signal generator 41 may include adetection signal synthesizer 51 and apulse generator 52. Thedetection signal synthesizer 51 may include a NAND gate NAND51 and an inverter IV51. Thedetection signal synthesizer 51 may synthesize the first and second detection signals DET1 and DET2 to generate a synthesized detection signal DET_SUM. For example, thedetection signal synthesizer 51 may be configured to generate the synthesized detection signal DET_SUM. The synthesized detection signal DET_SUM may be enabled if both of the first and second detection signals DET1 and DET2 are enabled. Thepulse generator 52 may generate the control signal CNTP in response to the synthesized detection signal DET_SUM. For example, thepulse generator 52 may generate a pulse of the control signal CNTP if the synthesized detection signal DET_SUM is enabled. - Referring to
FIG. 6 , theflag signal generator 42 may include a pull-down signal generator 61, adriver 62 and anoutput unit 63. The pull-down signal generator 61 may include inverters IV61 and IV62 and NAND gates NAND61 and NAND62. The pull-down signal generator 61 may generate a pull-down signal PD. The pull-down signal PD may be enabled to have a logic “high” level if a pulse of the control signal CNTP is inputted to the pull-down signal generator 61, while the flag signal RST_FLAG is disabled to have a logic “low” level. The pull-down signal generator 61 may generate the pull-down signal PD disabled to have a logic “low” level while the control signal CNTP has a logic “high” level. Thedriver 62 may include an inverter IV63, a PMOS transistor P61 and an NMOS transistor N61. Thedriver 62 may pull down a node ND61 to a ground voltage VSS if the pull-down signal PD enabled to have a logic “high” level is inputted thereto. Thedriver 62 may generate a pull-up signal PUB enabled to have a logic “low” level if the drive control signal DRV_CNT enabled to have a logic “high” level is inputted thereto and may pull up the node ND61 to an internal voltage VPERI. Theoutput unit 63 may include inverters IV64, IV65, IV66 and IV67 and may buffer a signal of the node ND61 to generate the flag signal RST_FLAG. - The
flag signal generator 42 having the aforementioned configurations may generate the flag signal RST_FLAG enabled if a pulse of the control signal CNTP is created and may generate the flag signal RST_FLAG disabled if the drive control signal DRV_CNT is enabled. - Referring to
FIG. 7 , the auto-refresh signal generator 43 may include acounter 71, apulse output unit 72 and a drivecontrol signal generator 73. Thecounter 71 may output counted signals CNT<1:4>. The counted signals CNT<1:4> may be sequentially counted in synchronization with the clock signal CLK while the flag signal RST_FLAG is enabled. Thepulse output unit 72 may be configured to generate pulses of the auto-refresh signal AREFP whenever the counted signals CNT<1:4> are counted. The drivecontrol signal generator 73 may generate the drive control signal DRV_CNT. The drive control signal DRV_CNT may be enabled if the counted signals CNT<1:4> have the same level combination as a predetermined level combination. - An operation of the auto-
refresh signal generator 43 as set forth above will be described hereinafter under the assumption, for example, that the counted signals CNT<1:4> are counted up bit by bit to have level combinations of ‘0000’, ‘0001’, ‘0010’, . . . in sequence while the flag signal RST_FLAG is enabled and the predetermined level combination of the counted signals CNT<1:4> is set to be ‘0110’. - The auto-
refresh signal generator 43 may generate the pulses of the auto-refresh signal AREFP when the counted signals CNT<1:4> have level combinations of ‘0001’, ‘0010’, ‘0011’, ‘0100’, ‘0101’ and ‘0110’. In addition, the auto-refresh signal generator 43 may generate the drive control signal DRV_CNT enabled when the counted signals CNT<1:4> have a level combination of ‘0110’. In the counted signals CNT<1:4>, the level combination of ‘0001’ means, for example, that a first counted signal CNT<1> has a logic “high(1)” level and all of second to fourth counted signals CNT<2:4> have a logic “low(0)” level. - An operation of the semiconductor system described with reference to
FIGS. 1 to 7 will be described hereinafter with reference toFIG. 8 . - At a point of time “t81”, a level of the power-up signal PWRUP may change from a logic “high” level into a logic “low” level because a level of the power supply voltage signal VDD rises up to reach a target voltage level and the power-up period ends. The boot-up period signal BTUP may be enabled to have a logic “high” level due to a level transition of the power-up signal PWRUP. The boot-up period signal BTUP may have an enabled state during a predetermined boot-up operation period (from the point of time “t81” till a point of time “t82”) and may be disabled to a logic “low” level after the predetermined boot-up operation period. During the boot-up operation period (t81˜t82), the boot-up operation may be executed so that the control data CNT_DATA are transmitted to the first and second
data latch units - The first detection signal DET1 may be enabled to have a logic “high” level in synchronization with the point of time “t82” that the boot-up operation ends, and the second detection signal DET2 may be enabled to have a logic “high” level in synchronization with a point of time “t83” that a level of the clock enablement signal CKE changes from a logic “low” level into a logic “high” level. A pulse of the control signal CNTP may be created in synchronization with the point of time “t83” that both of the first and second detection signals DET1 and DET2 are enabled to have a logic “high” level.
- At the point of time “t83”, the flag signal RST_FLAG may be enabled to have a logic “high” level by the pulse of the control signal CNTP. At a point of time “t84” that a predetermined period (t83˜t84) elapses from the point of time “t83”, the flag signal RST_FLAG may be disabled to have a logic “low” level by the drive control signal DRV_CNT which is enabled to have a logic “high” level. The predetermined period (t83˜t84) may be set according to a level combination of the counted signals CNT<1:4> generated from the auto-refresh signal generator (43 of
FIG. 7 ). Pulses of the auto-refresh signal AREFP may be created according to the counted signals CNT<1:4> that are counted in synchronization with the clock signal CLK while the flag signal RST_FLAG is enabled to have a logic “high” level. Whenever the pulses of the auto-refresh signal AREFP are created, the auto-refresh operation for stably retaining the data stored in memory cells (not illustrated) included in thesecond semiconductor device 12 may be executed and controlled. - As described above, the semiconductor system according to an embodiment may execute the auto-refresh operation if the clock enablement signal CKE is enabled after the boot-up operation terminates. That is, the semiconductor system according to an embodiment may execute the auto-refresh operation for stably retaining the data stored in the memory cells when the
second semiconductor device 12 is in a condition for a stable operation after the power supply voltage VDD is stabilized. The semiconductor system according to an embodiment may execute the auto-refresh operation based on the boot-up operation and the clock enablement signal CKE. Thus, the initialization operation may be stably executed regardless of a reset command provided from an external system or various mount environments. - Referring to
FIG. 9 , theinitialization circuit 124 may include acontrol signal generator 91, aflag signal generator 92, a temperatureoscillation signal generator 93 and adata output unit 94. Thecontrol signal generator 91 may generate a pulse of the control signal CNTP in response to the first and second detection signals DET1 and DET2. For example, thecontrol signal generator 91 may generate the pulse of the control signal CNTP if both of the first and second detection signals DET1 and DET2 are enabled. Theflag signal generator 92 may generate the flag signal RST_FLAG. The flag signal RST_FLAG may be enabled if the pulse of the control signal CNTP is inputted into theflag signal generator 92. The temperatureoscillation signal generator 93 may generate, store and output a temperature oscillation signal T_OSC. The cycle time of the temperature oscillation signal T_OSC may change according to a temperature if the enabled flag signal RST_FLAG is inputted into the temperatureoscillation signal generator 93. The temperatureoscillation signal generator 93 may be configured to include an oscillator (not illustrated), and the oscillator may be activated to generate the temperature oscillation signal T_OSC if the flag signal RST_FLAG is enabled. Thedata output unit 94 may receive internal data DIN<1:N> to generate output data DOUT<1:N>, if the enabled flag signal RST_FLAG is inputted thereto. Thedata output unit 94 may include a circuit for receiving and latching the internal data DIN<1:N>, a circuit for aligning the internal data DIN<1:N>, and a circuit for driving the output data DOUT<1:N>. - A semiconductor system including the
initialization circuit 124 having the aforementioned configurations with regards toFIG. 9 may execute various auto-refresh operations for generating the temperature oscillation signal T_OSC and the output data DOUT<1:N>, if the internal data DIN<1:N> is inputted to theinitialization circuit 124 after the boot-up operation terminates. - Referring to
FIG. 10 , a semiconductor system according to an embodiment may include afirst semiconductor device 101 and asecond semiconductor device 102. Thesecond semiconductor device 102 may include a power-upsignal generation circuit 1021, a boot-upoperation circuit 1022, asensing circuit 1023, and a resetflag generation circuit 1024. Thesensing circuit 1023 may include afirst sensor 1031 and asecond sensor 1032. - The
first semiconductor device 101 may apply a power supply voltage signal VDD and a clock enablement signal CKE to thesecond semiconductor device 102. In some embodiments, the clock enablement signal CKE may be transmitted together with an address signal (not illustrated) through the same signal line. Alternatively, the clock enablement signal CKE and the address signal may be separately transmitted through different signal lines. A level of the power supply voltage signal VDD may be set differently according to the various embodiments. - The power-up
signal generation circuit 1021 may sense a level of the power supply voltage signal VDD to generate a power-up signal PWRUP. In some embodiments, the power-up signal PWRUP may be set to have a logic “high” level during a time period (hereinafter, referred to as a power-up period) from a point of time that the power supply voltage signal VDD is applied to thesecond semiconductor device 102 till a point of time that the power supply voltage signal VDD reaches a target voltage level and may be set to fall down to a logic “low” level from a logic “high” level after the power-up period ends. Alternatively, the power-up signal PWRUP may be set to have a logic “low” level during the power-up period and to rise up to a logic “high” level after the power-up period ends. - The boot-up
operation circuit 1022 may generate a boot-up period signal BTUP. The boot-up period signal BTUP may be enabled during a boot-up operation period, in response to the power-up signal PWRUP. The boot-upoperation circuit 1022 may generate the boot-up period signal BTUP enabled in synchronization with a point of time that a level of the power-up signal PWRUP is changed after the power-up period ends. After a boot-up operation is executed during the boot-up operation period, the boot-up period signal BTUP may be disabled. A logic level of the enabled boot-up period signal BTUP and a length of the boot-up operation period may be set differently according to the various embodiments. - The
first sensor 1031 may sense a point of time that the boot-up period signal BTUP is disabled, thereby generating a first detection signal DET1. For example, thefirst sensor 1031 may generate the first detection signal DET1 enabled at a point of time that the boot-up period signal BTUP is disabled after the boot-up operation period ends. A logic level of the enabled first detection signal DET1 may be set differently according to the various embodiments. - The
second sensor 1032 may generate a second detection signal DET2 in response to the clock enablement signal CKE. For example, thesecond sensor 1032 may generate the second detection signal DET2 enabled at a point of time that the clock enablement signal CKE is enabled. Thefirst semiconductor device 101 may output the clock enablement signal CKE enabled to generate an internal clock signal (not illustrated) of thesecond semiconductor device 102. Logic levels of the clock enablement signal CKE and the second detection signal DET2 which are enabled may be set differently according to the various embodiments. - The reset
flag generation circuit 1024 may generate a reset flag signal RST_FLAG in response to the first and second detection signals DET1 and DET2 and may apply the reset flag signal RST_FLAG to thefirst semiconductor device 101. The resetflag generation circuit 1024 may generate the reset flag signal RST_FLAG enabled if both of the first and second detection signals DET1 and DET2 are enabled. Thefirst semiconductor device 101 may verify whether the power supply voltage signal VDD applied to thesecond semiconductor device 102 is stable and whether the boot-up operation terminates, if the enabled reset flag signal RST_FLAG is inputted thereto. - The semiconductor system and/or semiconductor devices discussed above (see
FIGS. 1-10 ) are particular useful in the design of memory devices, processors, and computer systems. For example, referring toFIG. 11 , a block diagram of a system employing a semiconductor system and/or semiconductor device in accordance with the various embodiments are illustrated and generally designated by areference numeral 1000. Thesystem 1000 may include one or more processors (i.e., Processor) or, for example but not limited to, central processing units (“CPUs”) 1100. The processor (i.e., CPU) 1100 may be used individually or in combination with other processors (i.e., CPUs). While the processor (i.e., CPU) 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that asystem 1000 with any number of physical or logical processors (i.e., CPUs) may be implemented. - A
chipset 1150 may be operably coupled to the processor (i.e., CPU) 1100. Thechipset 1150 is a communication pathway for signals between the processor (i.e., CPU) 1100 and other components of thesystem 1000. Other components of thesystem 1000 may include amemory controller 1200, an input/output (“I/O”)bus 1250, and adisk driver controller 1300. Depending on the configuration of thesystem 1000, any one of a number of different signals may be transmitted through thechipset 1150, and those skilled in the art will appreciate that the routing of the signals throughout thesystem 1000 can be readily adjusted without changing the underlying nature of thesystem 1000. - As stated above, the
memory controller 1200 may be operably coupled to thechipset 1150. Thememory controller 1200 may include at least one semiconductor system and/or semiconductor device as discussed above with reference toFIGS. 1-10 . Thus, thememory controller 1200 can receive a request provided from the processor (i.e., CPU) 1100, through thechipset 1150. In alternate embodiments, thememory controller 1200 may be integrated into thechipset 1150. Thememory controller 1200 may be operably coupled to one ormore memory devices 1350. In an embodiment, thememory devices 1350 may include the at least one semiconductor system and/or semiconductor device as discussed above with relation toFIGS. 1-10 , thememory devices 1350 may include a plurality of word lines and a plurality of bit lines for defining a plurality of memory cells. Thememory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, thememory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data. - The
chipset 1150 may also be coupled to the I/O bus 1250. The I/O bus 1250 may serve as a communication pathway for signals from thechipset 1150 to I/O devices O devices mouse 1410, avideo display 1420, or akeyboard 1430. The I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices O bus 1250 may be integrated into thechipset 1150. - The
disk driver controller 1300 may be operably coupled to thechipset 1150. Thedisk driver controller 1300 may serve as the communication pathway between thechipset 1150 and oneinternal disk driver 1450 or more than oneinternal disk driver 1450. Theinternal disk driver 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data. Thedisk driver controller 1300 and theinternal disk driver 1450 may communicate with each other or with thechipset 1150 using virtually any type of communication protocol, including, for example but not limited to, all of those mentioned above with regard to the I/O bus 1250. - It is important to note that the
system 1000 described above in relation toFIG. 11 is merely one example of asystem 1000 employing a semiconductor system and/or semiconductor device as discussed above with relation toFIGS. 1-10 . In alternate embodiments, such as, for example but not limited to, cellular phones or digital cameras, the components may differ from the embodiments illustrated inFIG. 11 .
Claims (39)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/344,124 US9922690B2 (en) | 2015-05-27 | 2016-11-04 | Semiconductor devices having initialization circuits and semiconductor systems including the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150074308A KR20160139495A (en) | 2015-05-27 | 2015-05-27 | Semiconductor device and semiconductor system for conducting initialization operation |
KR10-2015-0074308 | 2015-05-27 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/344,124 Division US9922690B2 (en) | 2015-05-27 | 2016-11-04 | Semiconductor devices having initialization circuits and semiconductor systems including the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160351235A1 true US20160351235A1 (en) | 2016-12-01 |
US9524762B1 US9524762B1 (en) | 2016-12-20 |
Family
ID=57398943
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/850,520 Active US9524762B1 (en) | 2015-05-27 | 2015-09-10 | Semiconductor devices having initialization circuits and semiconductor systems including the same |
US15/344,124 Active US9922690B2 (en) | 2015-05-27 | 2016-11-04 | Semiconductor devices having initialization circuits and semiconductor systems including the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/344,124 Active US9922690B2 (en) | 2015-05-27 | 2016-11-04 | Semiconductor devices having initialization circuits and semiconductor systems including the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US9524762B1 (en) |
KR (1) | KR20160139495A (en) |
CN (1) | CN106205673B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7511104B2 (en) | 2001-06-20 | 2009-03-31 | Exxonmobil Chemical Patents Inc. | Polyolefins made by catalyst comprising a noncoordinating anion and articles comprising them |
GB0411742D0 (en) | 2004-05-26 | 2004-06-30 | Exxonmobil Chem Patents Inc | Transition metal compounds for olefin polymerization and oligomerization |
US8058461B2 (en) | 2010-03-01 | 2011-11-15 | Exxonmobil Chemical Patents Inc. | Mono-indenyl transition metal compounds and polymerization therewith |
KR102312446B1 (en) * | 2017-09-19 | 2021-10-15 | 에스케이하이닉스 주식회사 | Memory device |
KR102501696B1 (en) * | 2018-06-18 | 2023-02-21 | 에스케이하이닉스 주식회사 | Voltage clamping circuit, semiconductor apparatus and semiconductor system including the same |
KR102546652B1 (en) | 2018-09-07 | 2023-06-22 | 삼성전자주식회사 | Semiconductor memory device, and memory system having the same |
CN110060720A (en) * | 2019-04-08 | 2019-07-26 | 苏州汇峰微电子有限公司 | The transistor latch prevention system of dynamic RAM |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6707743B2 (en) * | 1998-10-01 | 2004-03-16 | Monolithic System Technology, Inc. | Method and apparatus for completely hiding refresh operations in a DRAM device using multiple clock division |
US6577156B2 (en) | 2000-12-05 | 2003-06-10 | International Business Machines Corporation | Method and apparatus for initializing an integrated circuit using compressed data from a remote fusebox |
KR100395770B1 (en) * | 2001-05-23 | 2003-08-21 | 삼성전자주식회사 | Novolatile flash memory device usable as a boot-up memory in a system and method of operating the same |
JP5041631B2 (en) * | 2001-06-15 | 2012-10-03 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
KR100463201B1 (en) * | 2002-05-28 | 2004-12-23 | 삼성전자주식회사 | Power detecting circuit, a flash memory device using the same, a method of generating power-on read signal of the flash memory device and a stable power-on reading method of the flash memory device |
KR100571651B1 (en) * | 2003-12-29 | 2006-04-17 | 주식회사 하이닉스반도체 | Control circuit for escaping power-down mode confidentially |
KR100551074B1 (en) * | 2003-12-30 | 2006-02-10 | 주식회사 하이닉스반도체 | Power up circuit in semiconductor device |
US8103805B2 (en) * | 2005-04-29 | 2012-01-24 | Micron Technology, Inc. | Configuration finalization on first valid NAND command |
JP2007066037A (en) * | 2005-08-31 | 2007-03-15 | Renesas Technology Corp | Semiconductor integrated circuit |
WO2007080777A1 (en) * | 2006-01-10 | 2007-07-19 | Rohm Co., Ltd. | Power supply device and electronic device provided with same |
KR100880831B1 (en) * | 2007-03-14 | 2009-01-30 | 삼성전자주식회사 | System and boot code loading method thereof |
US8004920B2 (en) * | 2007-05-29 | 2011-08-23 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
KR100855580B1 (en) * | 2007-06-18 | 2008-09-01 | 삼성전자주식회사 | Multi-path accessible semiconductor memory device having processor reset function and method for controlling reset therefor and multi-processor system |
KR100897277B1 (en) * | 2007-08-10 | 2009-05-14 | 주식회사 하이닉스반도체 | Delay Circuit of Semiconductor Memory Apparatus |
TW200917014A (en) * | 2007-10-15 | 2009-04-16 | Andyson Internat Co Ltd | Sectional start-up timing control method |
EP2528021B1 (en) * | 2011-05-27 | 2015-02-25 | Nxp B.V. | Control system for controlling the power consumption of an electronic device |
JP5742508B2 (en) * | 2011-06-27 | 2015-07-01 | 富士通セミコンダクター株式会社 | Semiconductor memory, system, and operation method of semiconductor memory |
US8415993B1 (en) * | 2011-10-26 | 2013-04-09 | Sand 9, Inc. | Power-on reset circuit and method |
JP5890207B2 (en) * | 2012-03-13 | 2016-03-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR20140029952A (en) * | 2012-08-31 | 2014-03-11 | 에스케이하이닉스 주식회사 | Memory device and integerated circuit |
JP5921996B2 (en) * | 2012-09-12 | 2016-05-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR20140081345A (en) | 2012-12-21 | 2014-07-01 | 에스케이하이닉스 주식회사 | Semiconductor memory device |
KR102185894B1 (en) * | 2014-01-20 | 2020-12-03 | 에스케이하이닉스 주식회사 | Semiconductor device |
US9257196B2 (en) * | 2014-02-06 | 2016-02-09 | SK Hynix Inc. | Semiconductor devices including E-fuse arrays |
US20150221352A1 (en) * | 2014-02-06 | 2015-08-06 | SK Hynix Inc. | Semiconductor devices including e-fuse arrays |
KR20160069230A (en) * | 2014-12-08 | 2016-06-16 | 에스케이하이닉스 주식회사 | Semiconductor device and method of driving the same |
-
2015
- 2015-05-27 KR KR1020150074308A patent/KR20160139495A/en unknown
- 2015-09-10 US US14/850,520 patent/US9524762B1/en active Active
- 2015-11-19 CN CN201510801276.4A patent/CN106205673B/en active Active
-
2016
- 2016-11-04 US US15/344,124 patent/US9922690B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20160139495A (en) | 2016-12-07 |
CN106205673A (en) | 2016-12-07 |
US9922690B2 (en) | 2018-03-20 |
US20170076767A1 (en) | 2017-03-16 |
US9524762B1 (en) | 2016-12-20 |
CN106205673B (en) | 2021-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9922690B2 (en) | Semiconductor devices having initialization circuits and semiconductor systems including the same | |
US10068632B2 (en) | Semiconductor device and semiconductor system | |
US9672893B2 (en) | Semiconductor device configured to generate a refresh pulse for executing a refresh operation in response to the decoded count signal and temperature code | |
US9196350B2 (en) | Active control device, semiconductor device and system including the same | |
US20160099030A1 (en) | Strobe signal interval detection circuit and memory system including the same | |
US9257196B2 (en) | Semiconductor devices including E-fuse arrays | |
US9542983B1 (en) | Semiconductor devices and semiconductor systems including the same | |
US9202556B1 (en) | Semiconductor devices | |
US11217286B2 (en) | Semiconductor memory device with power down operation | |
US8027205B2 (en) | Semiconductor memory device and operation method thereof | |
US9672884B1 (en) | Semiconductor devices and semiconductor systems including the same | |
US10777241B2 (en) | Semiconductor devices and semiconductor systems | |
US9412434B1 (en) | Semiconductor device and semiconductor system for performing an initialization operation | |
US8699285B2 (en) | Semiconductor memory device and integrated circuit | |
US9455692B2 (en) | Semiconductor device and semiconductor system including the same | |
US8912841B1 (en) | Semiconductor devices and semiconductor systems including the same | |
US9887696B2 (en) | Semiconductor device performing boot-up operation | |
KR102638788B1 (en) | Semiconductor device and semiconductor system | |
US9165674B1 (en) | Semiconductor devices and semiconductor systems | |
US11133042B2 (en) | Semiconductor memory system and semiconductor memory device, which can be remotely initialized | |
US20150221352A1 (en) | Semiconductor devices including e-fuse arrays | |
US9384851B2 (en) | Semiconductor devices and semiconductor systems including the same | |
US9317051B2 (en) | Internal voltage generation circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHAE, HAENG SEON;REEL/FRAME:036585/0663 Effective date: 20150806 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |