US20150340384A1 - Pixel structure - Google Patents
Pixel structure Download PDFInfo
- Publication number
- US20150340384A1 US20150340384A1 US14/468,353 US201414468353A US2015340384A1 US 20150340384 A1 US20150340384 A1 US 20150340384A1 US 201414468353 A US201414468353 A US 201414468353A US 2015340384 A1 US2015340384 A1 US 2015340384A1
- Authority
- US
- United States
- Prior art keywords
- layer
- opening
- electrode
- disposed
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 71
- 238000002161 passivation Methods 0.000 claims abstract description 38
- 239000003990 capacitor Substances 0.000 claims abstract description 28
- 239000000463 material Substances 0.000 claims description 16
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 9
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- 229910052751 metal Inorganic materials 0.000 description 16
- 239000002184 metal Substances 0.000 description 16
- 238000000034 method Methods 0.000 description 16
- 238000000206 photolithography Methods 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 230000008901 benefit Effects 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 239000010408 film Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 239000000758 substrate Substances 0.000 description 4
- XLOMVQKBTHCTTD-UHFFFAOYSA-N zinc oxide Inorganic materials [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 4
- 239000011787 zinc oxide Substances 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical group [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/387—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape with a plurality of electrode regions in direct contact with the semiconductor body and being electrically interconnected by another electrode layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
- H10K50/818—Reflective anodes, e.g. ITO combined with thick metallic layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/10—Transparent electrodes, e.g. using graphene
- H10K2102/101—Transparent electrodes, e.g. using graphene comprising transparent conductive oxides [TCO]
- H10K2102/103—Transparent electrodes, e.g. using graphene comprising transparent conductive oxides [TCO] comprising indium oxides, e.g. ITO
Definitions
- the invention generally relates to a pixel structure, in particular, to a pixel structure characterized by alignment precision in a photolithography process and improved stability of a pixel capacitor.
- OLED organic light emitting diode
- OLED panel is a type of self-luminous display device. It has the advantages of a wide viewing angle, low power consumption, a simplified manufacturing process, low production costs, a wide operating temperature range, high response speed, full color display, etc. Due to these advantages, the OLED panel is expected to become the mainstream product for the next generation of flat panel displays.
- the OLED panel includes a plurality of pixel structures, and each pixel structure further includes a plurality of active devices (for example, thin film transistors) or passive devices (for example, resistors and capacitors), a cathode or an anode electrically connected to the active devices, and an organic light emitting layer disposed between the anode and the cathode.
- the active devices of the pixel structure can be manufactured by applying indium-gallium-zinc oxide (IGZO) techniques.
- IGZO is a type of metal oxide which contains indium, gallium, and zinc and has a carrier mobility that is ten times higher than amorphous silicon (a-Si).
- a-Si amorphous silicon
- Such type of metal oxides can greatly increase the speed of charging or discharging the pixel electrode by the active device, hence achieving fast frame rate and allowing smooth animation playback.
- the first manufacturing process is to make a translucent semiconductor layer (such as IGZO).
- the presence of such translucent semiconductor layer makes alignment precision in the subsequent photolithography processes difficult.
- the invention is directed to a pixel structure which ensures alignment precision in the photolithography process and improves the stability of the pixel capacitor as well.
- An embodiment of the invention provides a pixel structure including a first conductive layer, a semiconductor layer, an insulating layer, a second conductive layer, a passivation layer, and a first electrode layer.
- the first conductive layer includes a scan line and a bottom electrode.
- the semiconductor layer includes a first semiconductor pattern, wherein the first semiconductor pattern has a first channel region, a first source region, and a first drain region.
- the insulating layer is disposed on the semiconductor layer.
- the second conductive layer is disposed on the insulating layer, and the second conductive layer includes a top electrode, a first gate, a first source, a first drain, and a data line connected to the first source.
- the bottom electrode and the top electrode overlap to form a capacitor.
- the passivation layer covers the first conductive layer, the semiconductor layer, and the second conductive layer, wherein the passivation layer has a first opening, a second opening, and a third opening.
- the first opening exposes the first source and the first source region of the semiconductor layer.
- the second opening exposes the first drain and the first drain region of the semiconductor layer.
- the third opening exposes the first gate and the scan line.
- the first electrode layer is disposed on the passivation layer, and the first electrode layer fills into the first, second and third openings, such that the first source and the first source region are electrically connected to each other, the first drain and first drain region are electrically connected to each other, and the first gate and the scan line are electrically connected to each other.
- An embodiment of the invention provides a pixel structure including a scan line, a data line, a first active device, a capacitor, a passivation layer, a first connection structure, a second connection structure, and a third connection structure.
- the first active device is electrically connected to the scan line and the data line, wherein the first active device includes a first semiconductor pattern, an insulating layer, a first gate, a first source, and a first drain.
- the first semiconductor pattern has a first channel region, a first source region, and a first drain region.
- the insulating layer is disposed on the first semiconductor pattern.
- the first gate, the first source, and the first drain are disposed on the insulating layer.
- the capacitor is electrically connected to the first active device, and the capacitor includes a bottom electrode and a top electrode.
- the bottom electrode and the scan line are on the same layer, and the top electrode and the first gate are on the same layer.
- the passivation layer has a first opening, a second opening, and a third opening.
- the first connection structure is disposed on the passivation layer to electrically connect the first source and the first source region through the first opening.
- the second connection structure is disposed on the passivation layer to electrically connect the first drain and the first drain region through the second opening.
- the third connection structure is disposed on the passivation layer to electrically connect the first gate and the scan line through the third opening.
- the first film layer of the pixel structure in an embodiment of the invention is the first conductive layer (for example, a metal layer).
- Metal layers have a higher reflection rate than that of semiconductor layers, such that the alignment precision can be improved in the subsequent photolithography process.
- the pixel structure mentioned herein utilizes the first conductive layer and the second conductive layer as the electrodes of the pixel capacitor, hence forming a capacitor with a “metal-insulator-metal” arrangement.
- Such capacitor structure has a much higher stability than that of the conventional “semiconductor-insulator-metal” capacitor structure.
- FIG. 1A to FIG. 1E are schematic top views of layers of a pixel structure according to an embodiment of the invention.
- FIG. 2A to FIG. 2E are cross-sectional views of a pixel structure according to an embodiment of the invention.
- FIG. 2F is a schematic cross-sectional view of a pixel structure in an OLED display panel according to an embodiment of the invention.
- FIG. 3 is an equivalent circuit diagram of a pixel structure in an OLED display panel according to an embodiment of the invention.
- FIG. 1A to FIG. 1E are schematic top views of layers of a pixel structure according to an embodiment of the invention.
- FIG. 2A to FIG. 2E are cross-sectional views of a pixel structure according to an embodiment of the invention.
- the cross-sectional views in FIG. 2A to FIG. 2E correspond to section lines section lines 12 - 12 ′, section lines 13 - 13 ′, and section lines 14 - 14 ′ in FIG. 1A to FIG. 1E , respectively.
- the manufacturing process of the pixel structure is described in the following embodiment of the invention.
- a substrate 102 is provided.
- the material of the substrate 102 can be glass, quartz, an organic polymer, or an opaque/reflective material (for example, a conductive material, metal, wafers, ceramic or any other suitable materials), or any other suitable materials. If a conductive material or metal is used, an insulating layer (not shown) is disposed on the substrate 102 to avoid the short-circuit problem.
- a first conductive layer 110 is formed on a top surface of the substrate 102 .
- the material of the first conductive layer 110 includes metals.
- the method of forming the first conductive layer 110 is, for example, forming a conductive material layer (not shown) through chemical vapor deposition (CVD) and performing a photolithography and etching process to define patterns, so as to form the first conductive layer 110 .
- the first conductive layer 110 includes a scan line SL, a first signal line L 1 , and a bottom electrode 112 .
- a first insulating layer 132 is formed on the conductive layer 110 , as shown in FIG. 2A .
- the photolithography alignment marker formed by the first film layer has a high reflection rate, which benefits the alignment in the subsequent photolithography process.
- the pixel structure provided in an embodiment of the invention can improve the alignment precision of the subsequent photolithography process.
- a semiconductor layer 120 is formed on the first insulating layer 132 .
- the method of forming the semiconductor layer 120 is, for example, forming and patterning a semiconductor material (not shown). More specifically, as shown in FIG. 1B , the semiconductor layer 120 has a first semiconductor pattern 122 and a second semiconductor pattern 124 . The first semiconductor pattern 122 and the second semiconductor pattern 124 are separated from each other.
- the semiconductor layer 120 is, for example, made of a metal oxide semiconductor material, such as indium-gallium-zinc oxide (IGZO), zinc oxide (ZnO), tin oxide (SnO), indium-zinc oxide (IZO), gallium-zinc oxide (GZO), zinc-tin oxide (ZTO), or indium-tin oxide (ITO).
- An insulating layer 130 is formed on the semiconductor layer 120 , as shown in FIG. 2B .
- the material of the insulating layer 130 includes an inorganic material (for example, silicon oxide, silicon nitride, silicon oxynitride, any other suitable materials, or stacked layers containing at least two of the above mentioned materials), an organic material, any other suitable material, or the combination of the above.
- a second conductive layer 140 is formed on the insulating layer 130 .
- the material of the second conductive layer 140 includes metals.
- the second conductive layer 140 includes a first gate G 1 , a first source S 1 , a first drain D 1 , a data line DL, a top electrode 142 , a second signal line L 2 , and a second gate G 2 .
- the first source S 1 is connected to the data line DL.
- the first drain D 1 is connected to the top electrode 142 , while the top electrode 142 is connected to the second gate G 2 .
- this type of active device is also called a top-gate type active device.
- the top electrode 142 of the second semiconductor layer 140 overlaps the bottom electrode 112 of the first semiconductor layer 110 to form a capacitor C.
- the pixel structure provided in an embodiment of the invention has a “metal-insulator-metal” arrangement. As there is no need to apply a high voltage to the semiconductor layer of the pixel capacitor, the stability of the pixel capacitor can be improved.
- the method of fotining the second conductive layer 140 is, for example, forming a conductive material layer (not shown) on the insulating layer 130 and patterning the conductive material layer, the insulating layer 130 , and the first insulating layer 132 simultaneously.
- an aluminum layer (not shown) is formed on the patterned insulating layer 130 and the second conductive layer 140 . Subsequently, the aluminum layer is placed in an oxygen atmosphere for thermal annealing, and thereby the aluminum layer is oxidized to form an aluminum oxide (Al 2 O 3 ) layer 190 .
- Al 2 O 3 aluminum oxide
- the aluminum atoms react with the semiconductor layer 120 and increase the conductivity of this region, and thereby a first source region 122 s , a first drain region 122 d , a second source region 124 s , and a second drain region 124 d are formed.
- the first semiconductor pattern 122 includes a first channel region 122 c , a first source region 122 s , and a first drain region 122 d .
- the second semiconductor pattern 124 includes a second channel region 124 c , a second source region 124 s , and a second drain region 124 d .
- the aluminum oxide layer 190 formed in those regions of the aluminum layer which are not in contact with the semiconductor layer 120 can serve as an insulating layer.
- a passivation layer 150 is formed on the second conductive layer 140 and the aluminum oxide layer 190 .
- the passivation layer 150 covers the first conductive layer 110 , the second conductive layer 140 , and the semiconductor layer 120 .
- the passivation layer 150 has a first opening V 1 , a second opening V 2 , a third opening V 3 , a fourth opening V 4 , and a fifth opening V 5 .
- the first opening V 1 exposes the first source S 1 and the first source region 122 s of the first semiconductor pattern 122 .
- the second opening V 2 exposes the first drain D 1 and the first drain region 122 d of the first semiconductor pattern 122 .
- the third opening V 3 exposes the first gate G 1 and the scan line SL.
- the fourth opening V 4 exposes the second source region 124 s and the first signal line L 1 .
- the fifth opening V 5 exposes the second drain region 124 d of the second semiconductor pattern 124 and the bottom electrode 112 .
- the method of forming the passivation layer 150 includes forming and patterning a passivation material layer (not shown). It is worth mentioning that when patterning the passivation material layer, the underlying aluminum oxide layer 190 is also removed, such that the semiconductor layer 120 , the first conductive layer 110 , and the second conductive layer 140 can be exposed. In other words, the passivation layer 150 and the aluminum oxide layer 190 use the same photomask in the manufacturing process. Since patterns on the passivation layer 150 and the aluminum oxide layer 190 are simultaneously defined, one photomask may be omitted in the manufacturing process, and thus the production of the production line may be increased.
- a first electrode layer 160 is formed on the passivation layer 150 .
- the first electrode layer 160 fills into the first opening V 1 , the second opening V 2 , the third opening V 3 , the fourth opening V 4 , and the fifth opening V 5 .
- the method of forming the first electrode layer 160 is, for example, forming an electrode material layer (not shown) and patterning this layer to define a first connection structure C 1 , a second connection structure C 2 , a third connection structure C 3 , a second source S 2 , a second drain D 2 , and a first electrode OA.
- the first connection structure C 1 of the first electrode layer 160 fills into the first opening V 1 , such that the first source S 1 and the first source region 122 s are electrically connected to each other.
- the second connection structure C 2 of the first electrode layer 160 fills into the second opening V 2 , such that the first drain D 1 and the first drain region 122 d are electrically connected to each other.
- the third connection structure C 3 of the first electrode layer 160 fills into the third opening V 3 , such that the first gate G 1 and the scan line SL are electrically connected to each other.
- the second source S 2 of the first electrode layer 160 fills into the fourth opening V 4 to electrically connect the first signal line L 1 .
- the second drain D 2 of the first electrode layer 160 fills into the fifth opening V 5 , and is electrically connected to the second drain region 124 d and the bottom electrode 112 .
- the second drain D 2 and the first electrode OA are connected to each other, and thus the first electrode OA is electrically connected to the second drain region 124 d and the bottom electrode 112 through the second drain D 2 .
- the first electrode OA of the first electrode layer 160 overlaps the scan line SL and the data line DL. Therefore, an area of the first electrode OA is increased, which subsequently increases the area of the light emitting region in the pixel structure.
- the step in FIG. 2F is further performed.
- a light emitting layer 172 is then formed at the sixth opening V 6 , and the light emitting layer 172 can be a red organic light emitting pattern, a green organic light emitting pattern, a blue organic light emitting pattern, or a light emitting pattern in different colors (for example, white, orange, purple, etc.) generated by mixing different spectrum of light.
- a second electrode layer 174 then covers the light emitting layer 172 , wherein the second electrode layer 174 has a second electrode OC, and the second electrode OC is electrically connected to a second signal line L 2 .
- the first electrode OA, the light emitting layer 172 , and the second electrode OC together constitute an organic light-emitting diode OLED.
- FIG. 3 is an equivalent circuit diagram of a pixel structure in an OLED display panel according to an embodiment of the invention.
- a 2T1C pixel structure is used as an example, where the pixel structure 100 includes a first active device T 1 , a second active device T 2 , and a capacitor C.
- the pixel structure 100 includes a scan line SL, a data line DL, a first active device T 1 , a second active device T 2 , a capacitor C, an organic light emitting diode OLED, a first signal line L 1 , and a second signal line L 2 .
- the first active devices T 1 and T 2 are, for example, top-gate type thin film transistors.
- the first active device T 1 includes a first gate G 1 , a first source S 1 , and a first drain D 1 .
- the second active device T 2 includes a second gate G 2 , a second source S 2 , and a second drain D 2 .
- the first gate G 1 is coupled to the scan line SL.
- the first source S 1 is coupled to the data line DL.
- the first drain D 1 is coupled to the second gate G 2 and also coupled to the top electrode CT of the capacitor C.
- the second source S 2 is coupled to the first signal line L 1 .
- the second drain D 2 is coupled to the anode of the organic light emitting diode OLED and also coupled to the bottom electrode CB of the capacitor C.
- the cathode of the organic light emitting diode OLED is coupled to the second signal line L 2 .
- the first electrode OA of the first electrode layer 160 can overlap the scan line SL and data line DL to increase an area of the light emitting region of the pixel structure.
- the ratio of an area of the light emitting region in the pixel structure to an area of the entire pixel is known as the aperture ratio.
- the first electrode layer 160 overlaps the scan line SL and data line DL, which is conducive to an increase in the aperture ratio.
- the first film layer of the pixel structure in an embodiment of the invention is the first conductive layer (a metal layer).
- the metal layer has a higher reflection rate and can thus improve the alignment precision of the subsequent photolithography process.
- the first conductive layer and the second conductive layer serve as the electrodes of the pixel capacitor.
- the conventional “semiconductor-insulator-metal” pixel capacitor structures requires a high voltage to increase the conductivity of the semiconductor layer. However, applying a high voltage over a long period of time is likely to affect the properties of the pixel capacitor, hence affecting the overall display uniformity of the pixels on the panel.
- the “metal-insulator-metal” pixel capacitor structure provided in an embodiment of the invention is more stable than conventional “semiconductor-insulator-metal” type pixel capacitor structure.
- the passivation layer 150 of the pixel structure in an embodiment of the invention has the first opening V 1 and the second opening V 2 that expose the second conductive layer 140 and the semiconductor layer 120 .
- the third opening V 3 of the passivation layer 150 exposes the first conductive layer 110 and the second conductive layer 140 .
- the fourth opening V 4 of the passivation layer 150 exposes the semiconductor layer 120 and the first conductive layer 110 .
- the fifth opening V 5 of the passivation layer 150 exposes the semiconductor layer 120 and the first conductive layer 110 .
- the design of the pixel structure provided in an embodiment of the invention can reduce the required number of photomasks.
- the first electrode layer 160 can overlap the scan line SL and data line DL, which is beneficial for the high aperture ratio design of the pixel structure.
- the pixel structure provided in an embodiment of the invention can improve the alignment precision in the photolithography process, improve the stability of the pixel capacitor, maintain a high aperture ratio while reducing the use of one photomask, and increase the volume of production.
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 103117939, filed on May 22, 2014. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- 1. Field of the Invention
- The invention generally relates to a pixel structure, in particular, to a pixel structure characterized by alignment precision in a photolithography process and improved stability of a pixel capacitor.
- 2. Description of Related Art
- An organic light emitting diode (OLED) panel is a type of self-luminous display device. It has the advantages of a wide viewing angle, low power consumption, a simplified manufacturing process, low production costs, a wide operating temperature range, high response speed, full color display, etc. Due to these advantages, the OLED panel is expected to become the mainstream product for the next generation of flat panel displays. In general, the OLED panel includes a plurality of pixel structures, and each pixel structure further includes a plurality of active devices (for example, thin film transistors) or passive devices (for example, resistors and capacitors), a cathode or an anode electrically connected to the active devices, and an organic light emitting layer disposed between the anode and the cathode.
- The active devices of the pixel structure can be manufactured by applying indium-gallium-zinc oxide (IGZO) techniques. IGZO is a type of metal oxide which contains indium, gallium, and zinc and has a carrier mobility that is ten times higher than amorphous silicon (a-Si). Such type of metal oxides can greatly increase the speed of charging or discharging the pixel electrode by the active device, hence achieving fast frame rate and allowing smooth animation playback. Currently, as to the top-gate type pixel structure, the first manufacturing process is to make a translucent semiconductor layer (such as IGZO). However, the presence of such translucent semiconductor layer makes alignment precision in the subsequent photolithography processes difficult.
- Accordingly, the invention is directed to a pixel structure which ensures alignment precision in the photolithography process and improves the stability of the pixel capacitor as well.
- An embodiment of the invention provides a pixel structure including a first conductive layer, a semiconductor layer, an insulating layer, a second conductive layer, a passivation layer, and a first electrode layer. The first conductive layer includes a scan line and a bottom electrode. The semiconductor layer includes a first semiconductor pattern, wherein the first semiconductor pattern has a first channel region, a first source region, and a first drain region. The insulating layer is disposed on the semiconductor layer. The second conductive layer is disposed on the insulating layer, and the second conductive layer includes a top electrode, a first gate, a first source, a first drain, and a data line connected to the first source. The bottom electrode and the top electrode overlap to form a capacitor. The passivation layer covers the first conductive layer, the semiconductor layer, and the second conductive layer, wherein the passivation layer has a first opening, a second opening, and a third opening. The first opening exposes the first source and the first source region of the semiconductor layer. The second opening exposes the first drain and the first drain region of the semiconductor layer. The third opening exposes the first gate and the scan line. The first electrode layer is disposed on the passivation layer, and the first electrode layer fills into the first, second and third openings, such that the first source and the first source region are electrically connected to each other, the first drain and first drain region are electrically connected to each other, and the first gate and the scan line are electrically connected to each other.
- An embodiment of the invention provides a pixel structure including a scan line, a data line, a first active device, a capacitor, a passivation layer, a first connection structure, a second connection structure, and a third connection structure. The first active device is electrically connected to the scan line and the data line, wherein the first active device includes a first semiconductor pattern, an insulating layer, a first gate, a first source, and a first drain. The first semiconductor pattern has a first channel region, a first source region, and a first drain region. The insulating layer is disposed on the first semiconductor pattern. The first gate, the first source, and the first drain are disposed on the insulating layer. The capacitor is electrically connected to the first active device, and the capacitor includes a bottom electrode and a top electrode. The bottom electrode and the scan line are on the same layer, and the top electrode and the first gate are on the same layer. The passivation layer has a first opening, a second opening, and a third opening. The first connection structure is disposed on the passivation layer to electrically connect the first source and the first source region through the first opening. The second connection structure is disposed on the passivation layer to electrically connect the first drain and the first drain region through the second opening. The third connection structure is disposed on the passivation layer to electrically connect the first gate and the scan line through the third opening.
- Based on the above, the first film layer of the pixel structure in an embodiment of the invention is the first conductive layer (for example, a metal layer). Metal layers have a higher reflection rate than that of semiconductor layers, such that the alignment precision can be improved in the subsequent photolithography process. Additionally, the pixel structure mentioned herein utilizes the first conductive layer and the second conductive layer as the electrodes of the pixel capacitor, hence forming a capacitor with a “metal-insulator-metal” arrangement. Such capacitor structure has a much higher stability than that of the conventional “semiconductor-insulator-metal” capacitor structure.
- In order to make the features and advantages of the invention more comprehensible, the invention is further described in detail in the following with reference to the embodiments and the accompanying drawings.
-
FIG. 1A toFIG. 1E are schematic top views of layers of a pixel structure according to an embodiment of the invention. -
FIG. 2A toFIG. 2E are cross-sectional views of a pixel structure according to an embodiment of the invention. -
FIG. 2F is a schematic cross-sectional view of a pixel structure in an OLED display panel according to an embodiment of the invention. -
FIG. 3 is an equivalent circuit diagram of a pixel structure in an OLED display panel according to an embodiment of the invention. -
FIG. 1A toFIG. 1E are schematic top views of layers of a pixel structure according to an embodiment of the invention.FIG. 2A toFIG. 2E are cross-sectional views of a pixel structure according to an embodiment of the invention. The cross-sectional views inFIG. 2A toFIG. 2E correspond to section lines section lines 12-12′, section lines 13-13′, and section lines 14-14′ inFIG. 1A toFIG. 1E , respectively. The manufacturing process of the pixel structure is described in the following embodiment of the invention. - With reference to
FIG. 1A andFIG. 2A , asubstrate 102 is provided. The material of thesubstrate 102 can be glass, quartz, an organic polymer, or an opaque/reflective material (for example, a conductive material, metal, wafers, ceramic or any other suitable materials), or any other suitable materials. If a conductive material or metal is used, an insulating layer (not shown) is disposed on thesubstrate 102 to avoid the short-circuit problem. - Subsequently, a first
conductive layer 110 is formed on a top surface of thesubstrate 102. The material of the firstconductive layer 110 includes metals. The method of forming the firstconductive layer 110 is, for example, forming a conductive material layer (not shown) through chemical vapor deposition (CVD) and performing a photolithography and etching process to define patterns, so as to form the firstconductive layer 110. The firstconductive layer 110 includes a scan line SL, a first signal line L1, and abottom electrode 112. Thereafter, a first insulatinglayer 132 is formed on theconductive layer 110, as shown inFIG. 2A . Since the first film layer is a metal layer, the photolithography alignment marker formed by the first film layer has a high reflection rate, which benefits the alignment in the subsequent photolithography process. Compared with the conventional top-gate type pixel structure (having a translucent semiconductor layer as the first film layer), the pixel structure provided in an embodiment of the invention can improve the alignment precision of the subsequent photolithography process. - A
semiconductor layer 120 is formed on the first insulatinglayer 132. The method of forming thesemiconductor layer 120 is, for example, forming and patterning a semiconductor material (not shown). More specifically, as shown inFIG. 1B , thesemiconductor layer 120 has afirst semiconductor pattern 122 and asecond semiconductor pattern 124. Thefirst semiconductor pattern 122 and thesecond semiconductor pattern 124 are separated from each other. Thesemiconductor layer 120 is, for example, made of a metal oxide semiconductor material, such as indium-gallium-zinc oxide (IGZO), zinc oxide (ZnO), tin oxide (SnO), indium-zinc oxide (IZO), gallium-zinc oxide (GZO), zinc-tin oxide (ZTO), or indium-tin oxide (ITO). - An insulating
layer 130 is formed on thesemiconductor layer 120, as shown inFIG. 2B . The material of the insulatinglayer 130 includes an inorganic material (for example, silicon oxide, silicon nitride, silicon oxynitride, any other suitable materials, or stacked layers containing at least two of the above mentioned materials), an organic material, any other suitable material, or the combination of the above. - With reference to
FIG. 1C andFIG. 2C , a secondconductive layer 140 is formed on the insulatinglayer 130. The material of the secondconductive layer 140 includes metals. The secondconductive layer 140 includes a first gate G1, a first source S1, a first drain D1, a data line DL, atop electrode 142, a second signal line L2, and a second gate G2. The first source S1 is connected to the data line DL. The first drain D1 is connected to thetop electrode 142, while thetop electrode 142 is connected to the second gate G2. As mentioned above, as the first gate G1 and the second gate G2 are disposed on thesemiconductor layer 120, this type of active device is also called a top-gate type active device. Moreover, thetop electrode 142 of thesecond semiconductor layer 140 overlaps thebottom electrode 112 of thefirst semiconductor layer 110 to form a capacitor C. Compared to the conventional “semiconductor-insulator-metal” pixel structure, the pixel structure provided in an embodiment of the invention has a “metal-insulator-metal” arrangement. As there is no need to apply a high voltage to the semiconductor layer of the pixel capacitor, the stability of the pixel capacitor can be improved. The method of fotining the secondconductive layer 140 is, for example, forming a conductive material layer (not shown) on the insulatinglayer 130 and patterning the conductive material layer, the insulatinglayer 130, and the first insulatinglayer 132 simultaneously. - According to an embodiment, after forming the second
conductive layer 140, an aluminum layer (not shown) is formed on the patterned insulatinglayer 130 and the secondconductive layer 140. Subsequently, the aluminum layer is placed in an oxygen atmosphere for thermal annealing, and thereby the aluminum layer is oxidized to form an aluminum oxide (Al2O3)layer 190. During the thermal annealing process, in the contact region of the aluminum layer and thesemiconductor layer 120, the aluminum atoms react with thesemiconductor layer 120 and increase the conductivity of this region, and thereby afirst source region 122 s, afirst drain region 122 d, asecond source region 124 s, and asecond drain region 124 d are formed. Hence, thefirst semiconductor pattern 122 includes afirst channel region 122 c, afirst source region 122 s, and afirst drain region 122 d. Thesecond semiconductor pattern 124 includes asecond channel region 124 c, asecond source region 124 s, and asecond drain region 124 d. Additionally, thealuminum oxide layer 190 formed in those regions of the aluminum layer which are not in contact with thesemiconductor layer 120 can serve as an insulating layer. - With reference to
FIG. 1D andFIG. 2D , apassivation layer 150 is formed on the secondconductive layer 140 and thealuminum oxide layer 190. Thepassivation layer 150 covers the firstconductive layer 110, the secondconductive layer 140, and thesemiconductor layer 120. Thepassivation layer 150 has a first opening V1, a second opening V2, a third opening V3, a fourth opening V4, and a fifth opening V5. The first opening V1 exposes the first source S1 and thefirst source region 122 s of thefirst semiconductor pattern 122. The second opening V2 exposes the first drain D1 and thefirst drain region 122 d of thefirst semiconductor pattern 122. The third opening V3 exposes the first gate G1 and the scan line SL. The fourth opening V4 exposes thesecond source region 124 s and the first signal line L1. The fifth opening V5 exposes thesecond drain region 124 d of thesecond semiconductor pattern 124 and thebottom electrode 112. The method of forming thepassivation layer 150 includes forming and patterning a passivation material layer (not shown). It is worth mentioning that when patterning the passivation material layer, the underlyingaluminum oxide layer 190 is also removed, such that thesemiconductor layer 120, the firstconductive layer 110, and the secondconductive layer 140 can be exposed. In other words, thepassivation layer 150 and thealuminum oxide layer 190 use the same photomask in the manufacturing process. Since patterns on thepassivation layer 150 and thealuminum oxide layer 190 are simultaneously defined, one photomask may be omitted in the manufacturing process, and thus the production of the production line may be increased. - With reference to
FIG. 1E andFIG. 2E , afirst electrode layer 160 is formed on thepassivation layer 150. Thefirst electrode layer 160 fills into the first opening V1, the second opening V2, the third opening V3, the fourth opening V4, and the fifth opening V5. The method of forming thefirst electrode layer 160 is, for example, forming an electrode material layer (not shown) and patterning this layer to define a first connection structure C1, a second connection structure C2, a third connection structure C3, a second source S2, a second drain D2, and a first electrode OA. More specifically, the first connection structure C1 of thefirst electrode layer 160 fills into the first opening V1, such that the first source S1 and thefirst source region 122 s are electrically connected to each other. The second connection structure C2 of thefirst electrode layer 160 fills into the second opening V2, such that the first drain D1 and thefirst drain region 122 d are electrically connected to each other. The third connection structure C3 of thefirst electrode layer 160 fills into the third opening V3, such that the first gate G1 and the scan line SL are electrically connected to each other. The second source S2 of thefirst electrode layer 160 fills into the fourth opening V4 to electrically connect the first signal line L1. The second drain D2 of thefirst electrode layer 160 fills into the fifth opening V5, and is electrically connected to thesecond drain region 124 d and thebottom electrode 112. The second drain D2 and the first electrode OA are connected to each other, and thus the first electrode OA is electrically connected to thesecond drain region 124 d and thebottom electrode 112 through the second drain D2. - In the pixel structure described above, the first electrode OA of the
first electrode layer 160 overlaps the scan line SL and the data line DL. Therefore, an area of the first electrode OA is increased, which subsequently increases the area of the light emitting region in the pixel structure. - If the above pixel structure is applied in an OLED display panel, after performing the step shown in
FIG. 2E , the step inFIG. 2F is further performed. This means forming a second insulatinglayer 170 on thefirst electrode layer 160, and the second insulatinglayer 170 has a sixth opening V6 that exposes the first electrode OA. Alight emitting layer 172 is then formed at the sixth opening V6, and thelight emitting layer 172 can be a red organic light emitting pattern, a green organic light emitting pattern, a blue organic light emitting pattern, or a light emitting pattern in different colors (for example, white, orange, purple, etc.) generated by mixing different spectrum of light. Asecond electrode layer 174 then covers thelight emitting layer 172, wherein thesecond electrode layer 174 has a second electrode OC, and the second electrode OC is electrically connected to a second signal line L2. Here, the first electrode OA, thelight emitting layer 172, and the second electrode OC together constitute an organic light-emitting diode OLED. -
FIG. 3 is an equivalent circuit diagram of a pixel structure in an OLED display panel according to an embodiment of the invention. Here, a 2T1C pixel structure is used as an example, where thepixel structure 100 includes a first active device T1, a second active device T2, and a capacitor C. Thepixel structure 100 includes a scan line SL, a data line DL, a first active device T1, a second active device T2, a capacitor C, an organic light emitting diode OLED, a first signal line L1, and a second signal line L2. The first active devices T1 and T2 are, for example, top-gate type thin film transistors. The first active device T1 includes a first gate G1, a first source S1, and a first drain D1. The second active device T2 includes a second gate G2, a second source S2, and a second drain D2. The first gate G1 is coupled to the scan line SL. The first source S1 is coupled to the data line DL. The first drain D1 is coupled to the second gate G2 and also coupled to the top electrode CT of the capacitor C. The second source S2 is coupled to the first signal line L1. The second drain D2 is coupled to the anode of the organic light emitting diode OLED and also coupled to the bottom electrode CB of the capacitor C. The cathode of the organic light emitting diode OLED is coupled to the second signal line L2. - As mentioned above, the first electrode OA of the
first electrode layer 160 can overlap the scan line SL and data line DL to increase an area of the light emitting region of the pixel structure. In general, the ratio of an area of the light emitting region in the pixel structure to an area of the entire pixel is known as the aperture ratio. According to the present embodiment, thefirst electrode layer 160 overlaps the scan line SL and data line DL, which is conducive to an increase in the aperture ratio. - In summary, the first film layer of the pixel structure in an embodiment of the invention is the first conductive layer (a metal layer). As compared to the semiconductor layer, the metal layer has a higher reflection rate and can thus improve the alignment precision of the subsequent photolithography process. Additionally, the first conductive layer and the second conductive layer serve as the electrodes of the pixel capacitor. The conventional “semiconductor-insulator-metal” pixel capacitor structures requires a high voltage to increase the conductivity of the semiconductor layer. However, applying a high voltage over a long period of time is likely to affect the properties of the pixel capacitor, hence affecting the overall display uniformity of the pixels on the panel. In comparison, the “metal-insulator-metal” pixel capacitor structure provided in an embodiment of the invention is more stable than conventional “semiconductor-insulator-metal” type pixel capacitor structure. Moreover, the
passivation layer 150 of the pixel structure in an embodiment of the invention has the first opening V1 and the second opening V2 that expose the secondconductive layer 140 and thesemiconductor layer 120. The third opening V3 of thepassivation layer 150 exposes the firstconductive layer 110 and the secondconductive layer 140. The fourth opening V4 of thepassivation layer 150 exposes thesemiconductor layer 120 and the firstconductive layer 110. The fifth opening V5 of thepassivation layer 150 exposes thesemiconductor layer 120 and the firstconductive layer 110. Subsequently, thefirst electrode layer 160 is bridged between thesemiconductor layer 120 and the firstconductive layer 110, between the firstconductive layer 110 and the secondconductive layer 140, and between thesemiconductor layer 120 and the secondconductive layer 140. Therefore, the design of the pixel structure provided in an embodiment of the invention can reduce the required number of photomasks. Moreover, thefirst electrode layer 160 can overlap the scan line SL and data line DL, which is beneficial for the high aperture ratio design of the pixel structure. Overall, the pixel structure provided in an embodiment of the invention can improve the alignment precision in the photolithography process, improve the stability of the pixel capacitor, maintain a high aperture ratio while reducing the use of one photomask, and increase the volume of production. - Although the embodiments have been disclosed in the invention as shown above, the embodiments are not used to limit the invention. It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (13)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103117939 | 2014-05-22 | ||
TW103117939A TWI539592B (en) | 2014-05-22 | 2014-05-22 | Pixel structure |
TW103117939A | 2014-05-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150340384A1 true US20150340384A1 (en) | 2015-11-26 |
US9214476B1 US9214476B1 (en) | 2015-12-15 |
Family
ID=51552302
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/468,353 Active US9214476B1 (en) | 2014-05-22 | 2014-08-26 | Pixel structure |
Country Status (3)
Country | Link |
---|---|
US (1) | US9214476B1 (en) |
CN (1) | CN104064679B (en) |
TW (1) | TWI539592B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170040394A1 (en) * | 2015-08-06 | 2017-02-09 | Au Optronics Corporation | Pixel structure |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6157866B2 (en) * | 2013-02-04 | 2017-07-05 | 株式会社東芝 | Organic electroluminescence device, lighting device and lighting system |
JP5584329B1 (en) * | 2013-02-04 | 2014-09-03 | 株式会社東芝 | Organic electroluminescence device, lighting device and lighting system |
TWI548067B (en) * | 2014-05-22 | 2016-09-01 | 友達光電股份有限公司 | Pixel structure |
TWI549265B (en) * | 2015-02-11 | 2016-09-11 | 友達光電股份有限公司 | Pixel structure and manufacturing method thereof |
TWI671568B (en) * | 2018-03-02 | 2019-09-11 | 友達光電股份有限公司 | Display panel |
CN110767714B (en) * | 2019-03-25 | 2022-03-08 | 昆山国显光电有限公司 | Transparent array substrate, transparent display panel, display panel and display terminal |
CN113097225B (en) * | 2021-03-19 | 2022-12-23 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and manufacturing method thereof |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7256421B2 (en) * | 2002-05-17 | 2007-08-14 | Semiconductor Energy Laboratory, Co., Ltd. | Display device having a structure for preventing the deterioration of a light emitting device |
CN100397656C (en) * | 2003-12-03 | 2008-06-25 | 统宝光电股份有限公司 | Thin film transistor of multi-grid structure and manufacturing method thereof |
TWI316763B (en) | 2006-12-01 | 2009-11-01 | Au Optronics Corp | Lcd pixel array structure and fabrication method thereof |
CN100483240C (en) * | 2007-02-09 | 2009-04-29 | 友达光电股份有限公司 | Process for manufacturing pixel structure of liquid crystal display |
CN101290905B (en) * | 2007-04-19 | 2013-02-27 | 奇美电子股份有限公司 | Display panel and wire manufacturing method thereof |
CN101515589B (en) * | 2007-06-15 | 2011-05-04 | 友达光电股份有限公司 | Pixel structure, display panel, optoelectronic device and method for forming same |
US8354674B2 (en) * | 2007-06-29 | 2013-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device wherein a property of a first semiconductor layer is different from a property of a second semiconductor layer |
JP4702395B2 (en) * | 2008-05-20 | 2011-06-15 | ソニー株式会社 | Display device and electronic device |
CN101752234B (en) * | 2008-12-08 | 2011-12-07 | 财团法人工业技术研究院 | Electronic element with through hole and manufacturing method for film transistor element |
KR101056229B1 (en) * | 2009-10-12 | 2011-08-11 | 삼성모바일디스플레이주식회사 | An organic light emitting display device comprising a thin film transistor, a method of manufacturing the same, and a thin film transistor |
JP5638833B2 (en) * | 2010-04-22 | 2014-12-10 | 株式会社ジャパンディスプレイ | Image display device and manufacturing method thereof |
KR101732988B1 (en) * | 2010-05-20 | 2017-05-08 | 삼성디스플레이 주식회사 | Thin film transistor, array substrate including the same, and method of manufacturing the same |
CN102263019B (en) * | 2010-05-25 | 2014-03-12 | 科轩微电子股份有限公司 | Method for manufacturing self-aligned trench power semiconductor structure |
JP2012015436A (en) | 2010-07-05 | 2012-01-19 | Sony Corp | Thin film transistor and display device |
CN101958401B (en) | 2010-08-24 | 2012-02-29 | 友达光电股份有限公司 | Organic electroluminescent device and manufacturing method thereof |
KR101746617B1 (en) * | 2010-09-24 | 2017-06-28 | 삼성디스플레이 주식회사 | Organic light emitting display device and manufacturing method of the same |
CN102208568B (en) * | 2011-04-18 | 2013-03-27 | 电子科技大学 | Substrate used by flexible light-emitting device and preparation method thereof |
US9577110B2 (en) * | 2013-12-27 | 2017-02-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including an oxide semiconductor and the display device including the semiconductor device |
-
2014
- 2014-05-22 TW TW103117939A patent/TWI539592B/en active
- 2014-07-04 CN CN201410316916.8A patent/CN104064679B/en active Active
- 2014-08-26 US US14/468,353 patent/US9214476B1/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170040394A1 (en) * | 2015-08-06 | 2017-02-09 | Au Optronics Corporation | Pixel structure |
US9728592B2 (en) * | 2015-08-06 | 2017-08-08 | Au Optronics Corporation | Pixel structure |
Also Published As
Publication number | Publication date |
---|---|
CN104064679A (en) | 2014-09-24 |
TW201545333A (en) | 2015-12-01 |
CN104064679B (en) | 2016-05-04 |
TWI539592B (en) | 2016-06-21 |
US9214476B1 (en) | 2015-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9214476B1 (en) | Pixel structure | |
US10367073B2 (en) | Thin film transistor (TFT) with structured gate insulator | |
TWI683164B (en) | Display backboard and manufacturing method thereof, display panel and display device | |
US10707236B2 (en) | Array substrate, manufacturing method therefor and display device | |
CN104752343B (en) | The preparation method and its structure of dual gate oxide semiconductor TFT substrate | |
EP3242341A1 (en) | Array substrate and manufacturing method therefor, display panel and display device | |
US9263509B2 (en) | Pixel structure having light emitting device above auxiliary electrode | |
US8890160B2 (en) | AMOLED display and manufacturing method thereof | |
US20160370621A1 (en) | Array substrate, manufacturing method thereof and liquid crystal display | |
KR20160059003A (en) | Organic light emitting display device and method of manufacturing the same | |
WO2016176881A1 (en) | Manufacturing method for dual-gate tft substrate, and structure of dual-gate tft substrate | |
US10784287B2 (en) | TFT substrate and manufacturing method thereof | |
CN110718571A (en) | Display substrate, preparation method thereof and display device | |
TWI548100B (en) | Thin film transistor, display panel and manufacturing methods thereof | |
US20200144306A1 (en) | Display substrate, manufacturing method of the same and display device | |
US9640554B2 (en) | Pixel structure | |
TWI549265B (en) | Pixel structure and manufacturing method thereof | |
WO2022017050A1 (en) | Display substrate and preparation method therefor, and display apparatus | |
WO2018023955A1 (en) | Array substrate of oled display device and manufacturing method therefor | |
CN210403734U (en) | Display substrate and display device | |
US9437661B2 (en) | Thin film transistor substrate, display device having the same and method of manufacturing the same | |
TW201611259A (en) | Pixel structure of electroluminescent display panel and method of fabricating the same | |
CN115735427A (en) | Display substrate, preparation method thereof and display device | |
CN109216404B (en) | Embedded touch organic light emitting diode panel and manufacturing method thereof | |
WO2016041285A1 (en) | Unit pixel, array substrate, display device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AU OPTRONICS CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YI-CHENG;CHEN, YU-CHI;REEL/FRAME:033635/0547 Effective date: 20140820 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |