US20150325482A1 - Integrated circuits having improved gate structures and methods for fabricating same - Google Patents
Integrated circuits having improved gate structures and methods for fabricating same Download PDFInfo
- Publication number
- US20150325482A1 US20150325482A1 US14/272,952 US201414272952A US2015325482A1 US 20150325482 A1 US20150325482 A1 US 20150325482A1 US 201414272952 A US201414272952 A US 201414272952A US 2015325482 A1 US2015325482 A1 US 2015325482A1
- Authority
- US
- United States
- Prior art keywords
- gate line
- gate
- sacrificial gate
- sacrificial
- structures
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 104
- 239000000463 material Substances 0.000 claims abstract description 66
- 239000004065 semiconductor Substances 0.000 claims abstract description 49
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 125000006850 spacer group Chemical group 0.000 claims description 39
- 238000005530 etching Methods 0.000 claims description 29
- 239000003989 dielectric material Substances 0.000 claims description 11
- 238000000151 deposition Methods 0.000 claims description 9
- 238000000059 patterning Methods 0.000 claims description 9
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 3
- 239000006117 anti-reflective coating Substances 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 238000001459 lithography Methods 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229930195733 hydrocarbon Natural products 0.000 description 2
- 150000002430 hydrocarbons Chemical class 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 239000004215 Carbon black (E152) Substances 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 238000002310 reflectometry Methods 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000005049 silicon tetrachloride Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/6681—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET using dummy structures having essentially the same shape as the semiconductor body, e.g. to provide stability
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
- H01L29/7854—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners
Definitions
- the present disclosure generally relates to integrated circuits and methods for fabricating integrated circuits, and more particularly relates to integrated circuits having gate structures that may be distanced from adjacent gate structures by tip-to-tip distances below lithography process capabilities and methods for fabricating the same.
- non-planar MOSFETs incorporate various vertical transistor structures.
- One such transistor structure is the “FinFET,” which takes its name from the multiple thin silicon “fins” that are used to form the respective gate channels and that are typically on the order of tens of nanometers in width.
- MOS transistor integrated circuit is formed by creating a device structure on a semiconductor substrate, where the device structure includes a gate structure, source and drain regions, and a channel region.
- Some integrated circuit devices are fabricated using a “replacement” gate technique; in accordance with this technique, sacrificial gate material (typically polycrystalline or amorphous silicon) is removed, temporarily forming a trench-like structure (hereinafter “trench”), and then is replaced with a different “replacement” gate material.
- sacrificial gate material typically polycrystalline or amorphous silicon
- gate structure pitches and lengths, as well as tip-to-tip distances between gate structures must decrease.
- the decreasing dimensions of gate structures are difficult to attain using typical lithography patterning and etching processes.
- Etch shrink-related defects further reduce the dimensional accuracy of gate structures formed by conventional lithography at desired technology nodes.
- a method for fabricating an integrated circuit includes providing a semiconductor substrate with fin structures.
- a gate-forming material is deposited over the semiconductor substrate and fin structures.
- the method includes performing a first etch process to etch the gate-forming material to form a gate line having a first side and a second side. The first side and second side of the gate line are bounded with material.
- the method includes performing a second etch process to etch a portion of the gate line bound by the material to separate the gate line into adjacent gate structures and to define a tip-to-tip distance between the adjacent gate structures.
- a method for fabricating an integrated circuit includes providing a semiconductor substrate and forming over the semiconductor substrate a sacrificial gate line having a first side and a second side. The method bounds each side of the sacrificial gate line with sidewall spacers. The method includes etching a region of the sacrificial gate line bounded by the sidewall spacers to separate adjacent sacrificial gate structures and to define a tip-to-tip distance between the adjacent sacrificial gate structures. The method replaces the sacrificial gate structures with replacement gate structures.
- an integrated circuit in accordance with another embodiment, includes a semiconductor substrate and fin structures overlying the semiconductor substrate.
- the integrated circuit further includes a first sidewall spacer distanced from a second sidewall spacer.
- the integrated circuit includes a series of alternating gate structures and dielectric blocks bound between the first sidewall spacer and the second sidewall spacer. Adjacent gate structures are separated by a tip-to-tip distance of from about 10 nanometers (nm) to about 50 nm.
- FIG. 1 is a perspective view illustrating a portion of an integrated circuit with improved gate structures in accordance an exemplary embodiment
- FIGS. 2 , 5 , 9 , 13 , 17 , 21 , 25 , 29 and 33 are overhead views of a portion of an integrated circuit and illustrating method steps for fabricating the integrated circuit with improved gate structures in accordance with various embodiments herein;
- FIGS. 3-4 , 6 - 8 , 10 - 12 , 14 - 16 , 18 - 20 , 22 - 24 , 26 - 28 , 30 - 32 , and 34 - 36 are cross-sectional views of the portion of the integrated circuit taking along lines shown in respective overhead views and illustrating method steps for fabricating the integrated circuit with improved gate structures in accordance with various embodiments herein.
- gate structures are formed from a gate-forming material via two separate etch processes.
- the first etch process can be performed via a lithography technique including forming a mask over the gate-forming material and etching the gate-forming material into gate lines.
- the gate lines are then bound by a deposited material, such as sidewall spacers.
- a second etch process is performed to form gate structures from the gate line.
- a cut mask is patterned over the gate line and the exposed portion of the gate line is etched to form a trench self-aligned with the spacers. Thereafter, the trench may be filled with a dielectric material.
- Further processing may include replacing the gate structures with a different gate structure material, such as in a replacement gate process.
- integrated circuits having improved gate structures and methods for fabricating integrated circuits having improved gate structures are provided.
- Various steps in the design and composition of integrated circuits are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well known process details. Further, it is noted that integrated circuits include a varying number of components and that single components shown in the illustrations may be representative of multiple components.
- an integrated circuit 10 is illustrated during a lithography process.
- the partially fabricated integrated circuit 10 includes a semiconductor substrate 12 .
- the semiconductor substrate 12 is a suitable semiconductor material as typically used in the semiconductor industry, e.g., relatively pure silicon or silicon admixed with other elements such as germanium, carbon, and the like.
- the semiconductor material can be germanium, gallium arsenide, or the like.
- the semiconductor material may be provided as a bulk semiconductor substrate, or it could be provided as a semiconductor-on-insulator (SOI) substrate, which includes a support substrate, an insulator layer on the support substrate, and a layer of semiconductor material on the insulator layer.
- the semiconductor substrate 12 may include a compound semiconductor such as silicon carbide, gallium arsenide, indium arsenide, or indium phosphide. Further, the semiconductor substrate 12 may optionally include an epitaxial layer.
- a gate-forming material 18 is formed overlying the fin structures 14 and the semiconductor substrate 12 .
- “overlying” means “on” and “over”.
- the gate-forming material 18 may lie directly on the semiconductor substrate 12 and fin structures 14 such that it makes physical contact with the semiconductor substrate 12 and fin structures 14 or it may lie over the semiconductor substrate 12 and fin structures 14 such that another material layer is interposed between the gate-forming material 18 and the semiconductor substrate 12 and fin structures 14 .
- an etch stop layer (not shown) may be provided between the gate-forming material 18 and the semiconductor substrate 12 and fin structures 14 .
- the gate-forming material 18 is used to form sacrificial gate structures.
- the gate-forming material 18 may be formed by any suitable material that enables effective processing and selective removal.
- the gate-forming material 18 is amorphous silicon, polycrystalline silicon, amorphous carbon, or another suitable material.
- the gate-forming material 18 may be deposited using chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), or another suitable process.
- An exemplary gate-forming material 18 has a thickness of from about 40 nanometers (nm) to about 200 nm.
- the gate-forming material 18 is planarized to reduce topography, such as by chemical mechanical planarization (CMP).
- CMP chemical mechanical planarization
- a capping layer 22 is formed over the gate-forming material 18 .
- An exemplary capping layer 22 is silicon nitride, though other materials suitable as a hard mask may be used.
- the capping layer 22 is deposited via CVD.
- An exemplary capping layer 22 has a thickness of from about 10 nm to about 100 nm.
- a mask 26 such as photoresist, is formed and patterned over the capping layer 22 according to conventional lithography processing. As shown, the patterned mask 26 includes open portions 28 that expose underlying regions of the capping layer 22 and gate-forming material 18 to be removed.
- FIGS. 2-4 illustrate the partially fabricated integrated circuit 10 at a common stage of fabrication after further processing of the integrated circuit of FIG. 1 .
- FIG. 2 is an overhead view of the integrated circuit 10
- FIG. 3 is a cross-sectional view taken along line 3 - 3 in FIG. 2
- FIG. 3 is a cross-sectional view taken along line 4 - 4 in FIG. 2 .
- the exposed regions of the capping layer 22 and gate-forming material 18 are etched using the patterned mask 26 as an etch mask.
- the exposed regions are etched using a reactive ion etch (RIE).
- RIE reactive ion etch
- parallel gate lines 30 are formed from the gate-forming material and are separated from one another by gaps 32 .
- Each gate line 30 has a first side 34 and a second side 36 bounding the gaps 32 .
- Each gate line 30 is covered by a cap 38 formed from the capping layer 22 .
- the patterned mask 26 is removed.
- Sidewall spacers 40 are formed adjacent the sides 34 and 36 of each gate line 30 .
- a sidewall spacer material is deposited over the gate lines 30 , caps 38 , and semiconductor substrate 12 .
- An exemplary sidewall spacer material may be formed of silicon nitride, silicon dioxide, or any type of organic or inorganic material having etch selectivity with respect to the gate lines 30 .
- the sidewall spacer material is conformally deposited such as by atomic layer deposition (ALD), plasma-enhanced chemical vapor deposition (PECVD), a low pressure chemical vapor deposition (LPCVD), or another chemical vapor deposition process.
- ALD atomic layer deposition
- PECVD plasma-enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- the sidewall spacer material is then etched by a selective RIE process.
- An exemplary etch uses an RIE process with chemistries based upon CHF 3 or CF 4 to etch silicon oxide or silicon oxynitride, or upon CHF 3 /O 2 to etch silicon nitride. As a result, sidewall spacers 40 are formed as shown.
- FIG. 3 illustrates that the fin structures 14 may be thickened by an epitaxial process.
- a standard epitaxy process may be employed, as known in the art.
- silicon may be epitaxially grown from a silicon tetrachloride precursor.
- Dopants may be introduced during the epitaxy process if so desired to dope the source and drain regions. Suitable dopants include, but are not limited to, boron and phosphorous.
- ion implantations may be performed using the gate lines 30 and sidewall spacers 40 as a mask to form implant regions in the fin structures 14 .
- FIGS. 5-8 illustrate the integrated circuit 10 at a stage of fabrication after further processing.
- FIG. 5 is an overhead view of the integrated circuit 10
- FIG. 6 is a cross-sectional view taken along line 6 - 6 in FIG. 5
- FIG. 7 is a cross-sectional view taken along line 7 - 7 in FIG. 5
- FIG. 8 is a cross-sectional view taken along line 8 - 8 in FIG. 5 .
- a dielectric layer 44 is deposited over the gate lines 30 , caps 38 , spacers 40 , and semiconductor substrate 12 .
- An exemplary dielectric layer 44 is silicon oxide, such as hydrogen silsesquioxane-based flowable oxide.
- the dielectric layer 44 is blanket deposited, such as by spin-coating or CVD.
- the dielectric layer 44 may be planarized such as by CMP.
- a cut mask 50 is formed and pattered over the dielectric layer 44 .
- An exemplary cut mask 50 includes a plurality of lithographic-aiding layers.
- exemplary cut mask 50 includes an optical planarizing layer (OPL) 54 , an anti-reflective coating (ARC) layer 56 overlying the OPL 54 , and a photoresist layer 58 overlying the ARC layer 56 .
- OPL 54 is formed at a predetermined thickness to provide reflectivity and topography control during etching.
- the photoresist layer 58 is typically approximately the same thickness as the OPL 54 (e.g., approximately 200 nanometers (nm)), while the ARC layer 56 is typically less than half the thickness of the OPL 54 (e.g., approximately 80 nm).
- the OPL 54 is deposited by spin coating.
- An exemplary OPL 54 includes an organic polymer including carbon, hydrogen, oxygen, and optionally fluorine.
- OPL 54 can include hydrocarbons and/or hydrofluorocarbons.
- the ARC layer 56 is deposited by spin coating.
- An exemplary ARC layer 56 contains silicon and can include a hydrocarbon based material having a different material composition than the OPL 54 .
- the photoresist layer 58 is patterned with an open region 60 exposing a portion of the underlying ARC layer 56 , OPL 54 , dielectric layer 44 , caps 38 and gate lines 30 .
- each gate line 30 is entirely exposed between spacers 40 , i.e. no portion of gate line 30 in the plane of FIG. 7 is covered by the photoresist layer 58 .
- the exposed portion of each gate line 30 is directly related to the dimension 61 of the open region 60 in the photoresist layer 58 .
- FIGS. 9-12 illustrate the integrated circuit 10 at a stage of fabrication after further processing.
- FIG. 9 is an overhead view of the integrated circuit 10
- FIG. 10 is a cross-sectional view taken along line 10 - 10 in FIG. 9
- FIG. 11 is a cross-sectional view taken along line 11 - 11 in FIG. 9
- FIG. 12 is a cross-sectional view taken along line 12 - 12 in FIG. 9 .
- the ARC layer 56 and OPL 54 are anisotropically etched.
- An exemplary etch uses an RIE process with chemistries based upon CHF 3 or CF 4 to etch silicon oxide or silicon oxynitride, or upon CHF 3 /O 2 to etch silicon nitride. The etch process may remove the photoresist layer 58 .
- FIGS. 13-16 illustrate the integrated circuit 10 at a common stage of fabrication.
- FIG. 13 is an overhead view of the integrated circuit 10
- FIG. 14 is a cross-sectional view taken along line 14 - 14 in FIG. 13
- FIG. 15 is a cross-sectional view taken along line 15 - 15 in FIG. 13
- FIG. 16 is a cross-sectional view taken along line 16 - 16 in FIG. 13 .
- the dielectric layer 44 is etched to form an opening 62 in the dielectric layer 44 bounded by tapered walls 64 .
- the opening 62 exposes the cap 38 and sidewall spacers 40 .
- An exemplary etch uses an RIE process with chemistries based upon CHF 3 or CF 4 to etch silicon oxide or silicon oxynitride, or upon CHF 3 /O 2 to etch silicon nitride.
- the opening 62 exposes a selected portion 68 of the underlying caps 38 and gate lines 30 to be subsequently etched.
- adjusting the slope or angle of the tapered walls 64 changes the area of the selected portion 68 exposed by the opening 62 . For example, increasing the slope, i.e., closer to vertical, increases the area of the selected portion 68 , while decreasing slope, i.e., closer to horizontal, decreases the area of the selected portion 68 .
- Adjusting the slope or angle of the tapered walls 64 and changing the area of the selected portion 68 provides for adjusting the tip-to-tip distance between adjacent gate structures formed from the gate lines 30 as described below.
- the etch process may remove the ARC layer 56 .
- FIGS. 17-20 illustrate the integrated circuit 10 at a common stage of fabrication after further processing.
- FIG. 17 is an overhead view of the integrated circuit 10
- FIG. 18 is a cross-sectional view taken along line 18 - 18 in FIG. 17
- FIG. 19 is a cross-sectional view taken along line 19 - 19 in FIG. 17
- FIG. 20 is a cross-sectional view taken along line 20 - 20 in FIG. 17 .
- the selected portion 68 of the cap 38 exposed by the opening 62 is anisotropically etched.
- an RIE etch process may be used to selectively etch the cap 38 while the sidewall spacers 40 and dielectric layer 44 remain substantially unetched.
- An exemplary etch uses an RIE process with chemistries based upon CHF 3 /O 2 to etch silicon nitride. As shown, the selected portion of each cap 38 is completely removed to expose a selected portion 72 of each gate line 30 . Through use of an anisotropic etch, the surface area of the selected portion 72 of each gate line 30 is substantially equal to the surface area of the selected portion 68 of each cap 38 . Though not shown, the etch for removing the selected portion of the cap 38 may also remove the OPL 54 .
- FIG. 21 is an overhead view of the integrated circuit 10
- FIG. 22 is a cross-sectional view taken along line 22 - 22 in FIG. 21
- FIG. 23 is a cross-sectional view taken along line 23 - 23 in FIG. 21
- FIG. 24 is a cross-sectional view taken along line 24 - 24 in FIG. 21 .
- the selected portion 72 of each gate line 30 is anisotropically etched to form trenches 74 exposing the underlying semiconductor substrate 12 . In the plane of FIG.
- the selected portions 72 of the gate lines 30 are bound by the sidewall spacers 40 , such that the trenches 74 are bound by the sidewall spacers 40 .
- the gate etch is self-aligned.
- etching the gate lines 30 is shown to separate two adjacent gate structures 80 and 81 .
- Each gate structure 80 and 81 has an end or tip 82 and the gate structures 80 and 81 are separated by a tip-to-tip distance, indicated by double-headed arrow 84 .
- the tip-to-tip distance 84 is controlled by selectively adjusting the dimension 61 of the open region 60 in the photoresist layer 58 in FIG. 8 and by selectively adjusting the slope of the tapered walls 64 in FIG. 16 .
- the tip-to-tip distance 84 is from about 10 nm to about 50 nm, such as about 30 nm.
- FIGS. 25-28 the OPL 54 is removed.
- FIG. 25 is an overhead view of the integrated circuit 10
- FIG. 26 is a cross-sectional view taken along line 26 - 26 in FIG. 25
- FIG. 27 is a cross-sectional view taken along line 27 - 27 in FIG. 25
- FIG. 28 is a cross-sectional view taken along line 28 - 28 in FIG. 25 .
- a dielectric material 90 is deposited over the dielectric layer 44 , sidewall spacers 40 and semiconductor substrate 12 , including filling the trenches between gate structures 80 and 81 formed from each gate line 30 .
- the dielectric material 90 is silicon oxide, though other suitable dielectric materials may be used.
- FIG. 29 is an overhead view of the integrated circuit 10
- FIG. 30 is a cross-sectional view taken along line 30 - 30 in FIG. 29
- FIG. 31 is a cross-sectional view taken along line 31 - 31 in FIG. 29
- FIG. 32 is a cross-sectional view taken along line 32 - 32 in FIG. 29 .
- planarization of the dielectric material 90 lands on the cap 38 above each gate structures 80 and 81 , as shown in FIGS. 30 and 32 .
- dielectric blocks 92 are formed from the dielectric material between adjacent gate structures 80 and 81 , and have a length equal to the tip-to-tip distance 84 .
- each dielectric block 92 is formed between and bound by the parallel sidewall spacers 40 .
- the integrated circuit 10 includes an alternating gate structures 80 and 81 and dielectric blocks 92 bounded by parallel sidewall spacers 40 .
- FIGS. 33-36 illustrate a replacement gate process, in which the gate structures 80 and 81 are removed and replaced with replacement gate material 94 to form replacement gate structures 96 and 97 .
- FIG. 33 is an overhead view of the integrated circuit 10
- FIG. 34 is a cross-sectional view taken along line 34 - 34 in FIG. 33
- FIG. 35 is a cross-sectional view taken along line 35 - 35 in FIG. 33
- FIG. 36 is a cross-sectional view taken along line 36 - 36 in FIG. 33 .
- the replacement gate material 94 includes a layer of high-k dielectric layer and a layer of metal gate material.
- Replacement gate processes are well-known and include the removal of caps 38 and the underlying gate structures 80 and 81 , followed by the deposition of the various replacement gate material layers and planarization thereof to form the replacement gate structures 96 and 97 . As shown, the replacement gate structures are self-aligned between the dielectric blocks 92 and spacers 40 . Specifically, the dielectric blocks 92 and spacers 40 completely bound the replacement gate structures 96 and 97 . Further processing may include contact formation, interconnect formation, and other back-end-of-line processing to complete the integrated circuit 10 .
- Exemplary integrated circuit fabrication methods described herein utilize a first gate etch process to form gate lines from a blanket-deposited gate-forming material, spacer formation around the gate line, and a second gate etch process to form gate structures separated by a tip-to-tip distance.
- the second gate etch process is self-aligned between the spacers around each gate line.
- the tip-to-tip distance may be sub-lithographic as it is not limited by the parameters of the first gate etch process.
Abstract
Description
- The present disclosure generally relates to integrated circuits and methods for fabricating integrated circuits, and more particularly relates to integrated circuits having gate structures that may be distanced from adjacent gate structures by tip-to-tip distances below lithography process capabilities and methods for fabricating the same.
- In contrast to traditional planar metal-oxide-semiconductor field-effect transistors (MOS transistors or MOSFETs), non-planar MOSFETs incorporate various vertical transistor structures. One such transistor structure is the “FinFET,” which takes its name from the multiple thin silicon “fins” that are used to form the respective gate channels and that are typically on the order of tens of nanometers in width.
- The prior art is replete with different techniques and processes for fabricating MOS transistor semiconductor devices, including both planar and non-planar devices. In accordance with typical fabrication techniques, a MOS transistor integrated circuit is formed by creating a device structure on a semiconductor substrate, where the device structure includes a gate structure, source and drain regions, and a channel region. Some integrated circuit devices are fabricated using a “replacement” gate technique; in accordance with this technique, sacrificial gate material (typically polycrystalline or amorphous silicon) is removed, temporarily forming a trench-like structure (hereinafter “trench”), and then is replaced with a different “replacement” gate material.
- With the ongoing scaling of transistor dimensions, gate structure pitches and lengths, as well as tip-to-tip distances between gate structures, must decrease. The decreasing dimensions of gate structures are difficult to attain using typical lithography patterning and etching processes. Etch shrink-related defects further reduce the dimensional accuracy of gate structures formed by conventional lithography at desired technology nodes.
- Accordingly, it is desirable to provide integrated circuits having improved gate structures and methods for fabricating integrated circuits having improved gate structures. Further, it is desirable to provide integrated circuits with gate structures separated by tip-to-tip distances having dimensions less than critical dimensions of current lithography techniques. Furthermore, other desirable features and characteristics will become apparent from the subsequent detailed description and the appended claims, taken in conjunction with the accompanying drawings, the brief summary, and this background.
- Integrated circuits with improved gate structures and methods for fabricating integrated circuits with improved gate structures are provided. In accordance with one embodiment, a method for fabricating an integrated circuit includes providing a semiconductor substrate with fin structures. A gate-forming material is deposited over the semiconductor substrate and fin structures. The method includes performing a first etch process to etch the gate-forming material to form a gate line having a first side and a second side. The first side and second side of the gate line are bounded with material. The method includes performing a second etch process to etch a portion of the gate line bound by the material to separate the gate line into adjacent gate structures and to define a tip-to-tip distance between the adjacent gate structures.
- In another embodiment, a method for fabricating an integrated circuit includes providing a semiconductor substrate and forming over the semiconductor substrate a sacrificial gate line having a first side and a second side. The method bounds each side of the sacrificial gate line with sidewall spacers. The method includes etching a region of the sacrificial gate line bounded by the sidewall spacers to separate adjacent sacrificial gate structures and to define a tip-to-tip distance between the adjacent sacrificial gate structures. The method replaces the sacrificial gate structures with replacement gate structures.
- In accordance with another embodiment, an integrated circuit is provided. The integrated circuit includes a semiconductor substrate and fin structures overlying the semiconductor substrate. The integrated circuit further includes a first sidewall spacer distanced from a second sidewall spacer. Also, the integrated circuit includes a series of alternating gate structures and dielectric blocks bound between the first sidewall spacer and the second sidewall spacer. Adjacent gate structures are separated by a tip-to-tip distance of from about 10 nanometers (nm) to about 50 nm.
- Embodiments of the integrated circuits having improved gate structures and methods for fabricating integrated circuits having improved gate structures will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and wherein:
-
FIG. 1 is a perspective view illustrating a portion of an integrated circuit with improved gate structures in accordance an exemplary embodiment; -
FIGS. 2 , 5, 9, 13, 17, 21, 25, 29 and 33 are overhead views of a portion of an integrated circuit and illustrating method steps for fabricating the integrated circuit with improved gate structures in accordance with various embodiments herein; and -
FIGS. 3-4 , 6-8, 10-12, 14-16, 18-20, 22-24, 26-28, 30-32, and 34-36 are cross-sectional views of the portion of the integrated circuit taking along lines shown in respective overhead views and illustrating method steps for fabricating the integrated circuit with improved gate structures in accordance with various embodiments herein. - The following detailed description is merely exemplary in nature and is not intended to limit the integrated circuits or the methods for fabricating integrated circuits as claimed herein. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background or brief summary, or in the following detailed description.
- As described herein, gate structures are formed from a gate-forming material via two separate etch processes. The first etch process can be performed via a lithography technique including forming a mask over the gate-forming material and etching the gate-forming material into gate lines. The gate lines are then bound by a deposited material, such as sidewall spacers. Then, a second etch process is performed to form gate structures from the gate line. Specifically, a cut mask is patterned over the gate line and the exposed portion of the gate line is etched to form a trench self-aligned with the spacers. Thereafter, the trench may be filled with a dielectric material. In this manner, the gates are separated from one another by a tip-to-tip distance provided with greater control. Further processing may include replacing the gate structures with a different gate structure material, such as in a replacement gate process.
- In accordance with the various embodiments herein, integrated circuits having improved gate structures and methods for fabricating integrated circuits having improved gate structures are provided. Various steps in the design and composition of integrated circuits are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well known process details. Further, it is noted that integrated circuits include a varying number of components and that single components shown in the illustrations may be representative of multiple components.
- In
FIG. 1 , anintegrated circuit 10 is illustrated during a lithography process. As shown, the partially fabricatedintegrated circuit 10 includes asemiconductor substrate 12. Thesemiconductor substrate 12 is a suitable semiconductor material as typically used in the semiconductor industry, e.g., relatively pure silicon or silicon admixed with other elements such as germanium, carbon, and the like. Alternatively, the semiconductor material can be germanium, gallium arsenide, or the like. The semiconductor material may be provided as a bulk semiconductor substrate, or it could be provided as a semiconductor-on-insulator (SOI) substrate, which includes a support substrate, an insulator layer on the support substrate, and a layer of semiconductor material on the insulator layer. Alternatively, thesemiconductor substrate 12 may include a compound semiconductor such as silicon carbide, gallium arsenide, indium arsenide, or indium phosphide. Further, thesemiconductor substrate 12 may optionally include an epitaxial layer. -
Semiconductor fin structures 14 are formed from thesemiconductor substrate 12 for use in a FinFET. Thefin structures 14 may be formed from material from the semiconductor substrate 12 (such as the upper semiconductor layer in an SOI substrate), with material formed on thesemiconductor substrate 12, or by a combination of material from thesemiconductor substrate 12 and material formed on thesemiconductor substrate 12. In an exemplary method, thefin structures 14 are etched from the upper semiconductor layer using a lithography patterning and etching process. - As shown, a gate-forming
material 18 is formed overlying thefin structures 14 and thesemiconductor substrate 12. As used herein, “overlying” means “on” and “over”. In this regard, the gate-formingmaterial 18 may lie directly on thesemiconductor substrate 12 andfin structures 14 such that it makes physical contact with thesemiconductor substrate 12 andfin structures 14 or it may lie over thesemiconductor substrate 12 andfin structures 14 such that another material layer is interposed between the gate-formingmaterial 18 and thesemiconductor substrate 12 andfin structures 14. For example, an etch stop layer (not shown) may be provided between the gate-formingmaterial 18 and thesemiconductor substrate 12 andfin structures 14. Further, as used herein, “overlying”, “over”, “upper”, “vertical” and “horizontal” describe the orientation and/or location of a feature or element within the consistent but arbitrary frame of reference illustrated by the drawings. In an exemplary embodiment, the gate-formingmaterial 18 is used to form sacrificial gate structures. Thus, the gate-formingmaterial 18 may be formed by any suitable material that enables effective processing and selective removal. In exemplary embodiments, the gate-formingmaterial 18 is amorphous silicon, polycrystalline silicon, amorphous carbon, or another suitable material. The gate-formingmaterial 18 may be deposited using chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), or another suitable process. An exemplary gate-formingmaterial 18 has a thickness of from about 40 nanometers (nm) to about 200 nm. In an exemplary method, the gate-formingmaterial 18 is planarized to reduce topography, such as by chemical mechanical planarization (CMP). - In the exemplary embodiment of
FIG. 1 , acapping layer 22 is formed over the gate-formingmaterial 18. Anexemplary capping layer 22 is silicon nitride, though other materials suitable as a hard mask may be used. In an exemplary embodiment, thecapping layer 22 is deposited via CVD. Anexemplary capping layer 22 has a thickness of from about 10 nm to about 100 nm. Amask 26, such as photoresist, is formed and patterned over thecapping layer 22 according to conventional lithography processing. As shown, the patternedmask 26 includesopen portions 28 that expose underlying regions of thecapping layer 22 and gate-formingmaterial 18 to be removed. - The method may continue as shown in
FIGS. 2-4 , which illustrate the partially fabricated integratedcircuit 10 at a common stage of fabrication after further processing of the integrated circuit ofFIG. 1 .FIG. 2 is an overhead view of theintegrated circuit 10,FIG. 3 is a cross-sectional view taken along line 3-3 inFIG. 2 , andFIG. 3 is a cross-sectional view taken along line 4-4 inFIG. 2 . InFIGS. 2-4 , the exposed regions of thecapping layer 22 and gate-formingmaterial 18 are etched using the patternedmask 26 as an etch mask. In an exemplary embodiment, the exposed regions are etched using a reactive ion etch (RIE). As a result of the etching process,parallel gate lines 30 are formed from the gate-forming material and are separated from one another bygaps 32. Eachgate line 30 has afirst side 34 and asecond side 36 bounding thegaps 32. Eachgate line 30 is covered by acap 38 formed from thecapping layer 22. - During or after the etch process forming the gate lines 30, the patterned
mask 26 is removed.Sidewall spacers 40 are formed adjacent thesides gate line 30. For example, a sidewall spacer material is deposited over the gate lines 30, caps 38, andsemiconductor substrate 12. An exemplary sidewall spacer material may be formed of silicon nitride, silicon dioxide, or any type of organic or inorganic material having etch selectivity with respect to the gate lines 30. In an exemplary process, the sidewall spacer material is conformally deposited such as by atomic layer deposition (ALD), plasma-enhanced chemical vapor deposition (PECVD), a low pressure chemical vapor deposition (LPCVD), or another chemical vapor deposition process. The sidewall spacer material is then etched by a selective RIE process. An exemplary etch uses an RIE process with chemistries based upon CHF3 or CF4 to etch silicon oxide or silicon oxynitride, or upon CHF3/O2 to etch silicon nitride. As a result,sidewall spacers 40 are formed as shown. -
FIG. 3 illustrates that thefin structures 14 may be thickened by an epitaxial process. A standard epitaxy process may be employed, as known in the art. For example, silicon may be epitaxially grown from a silicon tetrachloride precursor. Dopants may be introduced during the epitaxy process if so desired to dope the source and drain regions. Suitable dopants include, but are not limited to, boron and phosphorous. Alternatively, ion implantations may be performed using the gate lines 30 andsidewall spacers 40 as a mask to form implant regions in thefin structures 14. -
FIGS. 5-8 illustrate theintegrated circuit 10 at a stage of fabrication after further processing.FIG. 5 is an overhead view of theintegrated circuit 10,FIG. 6 is a cross-sectional view taken along line 6-6 inFIG. 5 ,FIG. 7 is a cross-sectional view taken along line 7-7 inFIG. 5 , andFIG. 8 is a cross-sectional view taken along line 8-8 inFIG. 5 . As shown, adielectric layer 44 is deposited over the gate lines 30, caps 38,spacers 40, andsemiconductor substrate 12. Anexemplary dielectric layer 44 is silicon oxide, such as hydrogen silsesquioxane-based flowable oxide. In an exemplary embodiment, thedielectric layer 44 is blanket deposited, such as by spin-coating or CVD. Thedielectric layer 44 may be planarized such as by CMP. - A
cut mask 50 is formed and pattered over thedielectric layer 44. Anexemplary cut mask 50 includes a plurality of lithographic-aiding layers. Specifically,exemplary cut mask 50 includes an optical planarizing layer (OPL) 54, an anti-reflective coating (ARC)layer 56 overlying theOPL 54, and aphotoresist layer 58 overlying theARC layer 56. TheOPL 54 is formed at a predetermined thickness to provide reflectivity and topography control during etching. Within the three lithographic-aiding layers, thephotoresist layer 58 is typically approximately the same thickness as the OPL 54 (e.g., approximately 200 nanometers (nm)), while theARC layer 56 is typically less than half the thickness of the OPL 54 (e.g., approximately 80 nm). In an exemplary embodiment, theOPL 54 is deposited by spin coating. Anexemplary OPL 54 includes an organic polymer including carbon, hydrogen, oxygen, and optionally fluorine. For example,OPL 54 can include hydrocarbons and/or hydrofluorocarbons. In an exemplary embodiment, theARC layer 56 is deposited by spin coating. Anexemplary ARC layer 56 contains silicon and can include a hydrocarbon based material having a different material composition than theOPL 54. As shown, thephotoresist layer 58 is patterned with anopen region 60 exposing a portion of theunderlying ARC layer 56,OPL 54,dielectric layer 44, caps 38 and gate lines 30. In the plane ofFIG. 7 , eachgate line 30 is entirely exposed betweenspacers 40, i.e. no portion ofgate line 30 in the plane ofFIG. 7 is covered by thephotoresist layer 58. In the plane ofFIG. 8 , the exposed portion of eachgate line 30 is directly related to the dimension 61 of theopen region 60 in thephotoresist layer 58. -
FIGS. 9-12 illustrate theintegrated circuit 10 at a stage of fabrication after further processing.FIG. 9 is an overhead view of theintegrated circuit 10,FIG. 10 is a cross-sectional view taken along line 10-10 inFIG. 9 ,FIG. 11 is a cross-sectional view taken along line 11-11 inFIG. 9 , andFIG. 12 is a cross-sectional view taken along line 12-12 inFIG. 9 . InFIGS. 9-12 , theARC layer 56 andOPL 54 are anisotropically etched. An exemplary etch uses an RIE process with chemistries based upon CHF3 or CF4 to etch silicon oxide or silicon oxynitride, or upon CHF3/O2 to etch silicon nitride. The etch process may remove thephotoresist layer 58. - The exemplary method may continue as shown in
FIGS. 13-16 .FIGS. 13-16 illustrate theintegrated circuit 10 at a common stage of fabrication.FIG. 13 is an overhead view of theintegrated circuit 10,FIG. 14 is a cross-sectional view taken along line 14-14 inFIG. 13 ,FIG. 15 is a cross-sectional view taken along line 15-15 inFIG. 13 , andFIG. 16 is a cross-sectional view taken along line 16-16 inFIG. 13 . As shown, thedielectric layer 44 is etched to form anopening 62 in thedielectric layer 44 bounded by taperedwalls 64. Theopening 62 exposes thecap 38 andsidewall spacers 40. An exemplary etch uses an RIE process with chemistries based upon CHF3 or CF4 to etch silicon oxide or silicon oxynitride, or upon CHF3/O2 to etch silicon nitride. As shown inFIG. 16 , theopening 62 exposes a selectedportion 68 of theunderlying caps 38 andgate lines 30 to be subsequently etched. In reference toFIG. 16 , it may be seen that adjusting the slope or angle of the taperedwalls 64 changes the area of the selectedportion 68 exposed by theopening 62. For example, increasing the slope, i.e., closer to vertical, increases the area of the selectedportion 68, while decreasing slope, i.e., closer to horizontal, decreases the area of the selectedportion 68. Adjusting the slope or angle of the taperedwalls 64 and changing the area of the selectedportion 68 provides for adjusting the tip-to-tip distance between adjacent gate structures formed from the gate lines 30 as described below. As shown inFIGS. 13-16 , the etch process may remove theARC layer 56. -
FIGS. 17-20 illustrate theintegrated circuit 10 at a common stage of fabrication after further processing.FIG. 17 is an overhead view of theintegrated circuit 10,FIG. 18 is a cross-sectional view taken along line 18-18 inFIG. 17 ,FIG. 19 is a cross-sectional view taken along line 19-19 inFIG. 17 , andFIG. 20 is a cross-sectional view taken along line 20-20 inFIG. 17 . InFIGS. 17-20 , the selectedportion 68 of thecap 38 exposed by theopening 62 is anisotropically etched. For example, an RIE etch process may be used to selectively etch thecap 38 while thesidewall spacers 40 anddielectric layer 44 remain substantially unetched. An exemplary etch uses an RIE process with chemistries based upon CHF3/O2 to etch silicon nitride. As shown, the selected portion of eachcap 38 is completely removed to expose a selectedportion 72 of eachgate line 30. Through use of an anisotropic etch, the surface area of the selectedportion 72 of eachgate line 30 is substantially equal to the surface area of the selectedportion 68 of eachcap 38. Though not shown, the etch for removing the selected portion of thecap 38 may also remove theOPL 54. - The method continues as shown in
FIGS. 21-24 with etching the selectedportion 72 of eachgate line 30.FIG. 21 is an overhead view of theintegrated circuit 10,FIG. 22 is a cross-sectional view taken along line 22-22 inFIG. 21 ,FIG. 23 is a cross-sectional view taken along line 23-23 inFIG. 21 , andFIG. 24 is a cross-sectional view taken along line 24-24 inFIG. 21 . The selectedportion 72 of eachgate line 30 is anisotropically etched to formtrenches 74 exposing theunderlying semiconductor substrate 12. In the plane ofFIG. 23 , the selectedportions 72 of the gate lines 30 are bound by thesidewall spacers 40, such that thetrenches 74 are bound by thesidewall spacers 40. In this manner, the gate etch is self-aligned. Referring toFIG. 24 , etching the gate lines 30 is shown to separate twoadjacent gate structures gate structure tip 82 and thegate structures arrow 84. The tip-to-tip distance 84 is controlled by selectively adjusting the dimension 61 of theopen region 60 in thephotoresist layer 58 inFIG. 8 and by selectively adjusting the slope of the taperedwalls 64 inFIG. 16 . In an exemplary embodiment, the tip-to-tip distance 84 is from about 10 nm to about 50 nm, such as about 30 nm. - In
FIGS. 25-28 , theOPL 54 is removed.FIG. 25 is an overhead view of theintegrated circuit 10,FIG. 26 is a cross-sectional view taken along line 26-26 inFIG. 25 ,FIG. 27 is a cross-sectional view taken along line 27-27 inFIG. 25 , andFIG. 28 is a cross-sectional view taken along line 28-28 inFIG. 25 . After removing theOPL 54, adielectric material 90 is deposited over thedielectric layer 44,sidewall spacers 40 andsemiconductor substrate 12, including filling the trenches betweengate structures gate line 30. In an exemplary embodiment, thedielectric material 90 is silicon oxide, though other suitable dielectric materials may be used. Then, thedielectric material 90 is planarized, such as by CMP, as shown inFIGS. 29-32 .FIG. 29 is an overhead view of theintegrated circuit 10,FIG. 30 is a cross-sectional view taken along line 30-30 inFIG. 29 ,FIG. 31 is a cross-sectional view taken along line 31-31 inFIG. 29 , andFIG. 32 is a cross-sectional view taken along line 32-32 inFIG. 29 . In the exemplary embodiment, planarization of thedielectric material 90 lands on thecap 38 above eachgate structures FIGS. 30 and 32 . As a result, dielectric blocks 92 are formed from the dielectric material betweenadjacent gate structures tip distance 84. - While the illustrated embodiment forms a
single dielectric block 92 between thegate structures gate structures gate structures dielectric block 92 is formed between and bound by theparallel sidewall spacers 40. Thus, theintegrated circuit 10 includes an alternatinggate structures dielectric blocks 92 bounded byparallel sidewall spacers 40. -
FIGS. 33-36 illustrate a replacement gate process, in which thegate structures replacement gate material 94 to formreplacement gate structures FIG. 33 is an overhead view of theintegrated circuit 10,FIG. 34 is a cross-sectional view taken along line 34-34 inFIG. 33 ,FIG. 35 is a cross-sectional view taken along line 35-35 inFIG. 33 , andFIG. 36 is a cross-sectional view taken along line 36-36 inFIG. 33 . In an exemplary embodiment, thereplacement gate material 94 includes a layer of high-k dielectric layer and a layer of metal gate material. Replacement gate processes are well-known and include the removal ofcaps 38 and theunderlying gate structures replacement gate structures spacers 40. Specifically, the dielectric blocks 92 andspacers 40 completely bound thereplacement gate structures integrated circuit 10. - Exemplary integrated circuit fabrication methods described herein utilize a first gate etch process to form gate lines from a blanket-deposited gate-forming material, spacer formation around the gate line, and a second gate etch process to form gate structures separated by a tip-to-tip distance. The second gate etch process is self-aligned between the spacers around each gate line. The tip-to-tip distance may be sub-lithographic as it is not limited by the parameters of the first gate etch process.
- While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or embodiments described herein are not intended to limit the scope, applicability, or configuration of the claimed subject matter in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the described embodiment or embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope defined by the claims, which includes known equivalents and foreseeable equivalents at the time of filing this patent application.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/272,952 US9490129B2 (en) | 2014-05-08 | 2014-05-08 | Integrated circuits having improved gate structures and methods for fabricating same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/272,952 US9490129B2 (en) | 2014-05-08 | 2014-05-08 | Integrated circuits having improved gate structures and methods for fabricating same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150325482A1 true US20150325482A1 (en) | 2015-11-12 |
US9490129B2 US9490129B2 (en) | 2016-11-08 |
Family
ID=54368492
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/272,952 Active 2034-08-08 US9490129B2 (en) | 2014-05-08 | 2014-05-08 | Integrated circuits having improved gate structures and methods for fabricating same |
Country Status (1)
Country | Link |
---|---|
US (1) | US9490129B2 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160254370A1 (en) * | 2014-08-29 | 2016-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming semiconductor structure with contact over source/drain structure |
US9659930B1 (en) * | 2015-11-04 | 2017-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9853131B1 (en) | 2016-07-12 | 2017-12-26 | International Business Machines Corporation | Fabrication of an isolated dummy fin between active vertical fins with tight fin pitch |
US20180108655A1 (en) * | 2016-10-17 | 2018-04-19 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10008601B2 (en) | 2016-10-17 | 2018-06-26 | International Business Machines Corporation | Self-aligned gate cut with polysilicon liner oxidation |
US10079287B2 (en) * | 2017-01-03 | 2018-09-18 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
KR101926232B1 (en) * | 2015-11-30 | 2018-12-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | A semiconductor device and a method for fabricating the same |
US20190013245A1 (en) * | 2017-07-07 | 2019-01-10 | Globalfoundries Inc. | Gate cut method |
US20190139775A1 (en) * | 2015-10-30 | 2019-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20190164837A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with cutting depth control and method for fabricating the same |
US20190164772A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of patterning |
KR20200000784A (en) * | 2018-06-25 | 2020-01-03 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Dielectric spacer to prevent contacting shorting |
TWI702724B (en) * | 2018-07-11 | 2020-08-21 | 美商格芯(美國)集成電路科技有限公司 | Using source/drain contact cap during gate cut |
CN112018034A (en) * | 2019-05-31 | 2020-12-01 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN112531027A (en) * | 2019-09-18 | 2021-03-19 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US11011417B2 (en) | 2019-05-31 | 2021-05-18 | International Business Machines Corporation | Method and structure of metal cut |
US11107813B2 (en) * | 2015-05-15 | 2021-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20220077285A1 (en) * | 2018-03-12 | 2022-03-10 | Samsung Electronics Co., Ltd. | Integrated circuit device and method of forming the same |
US20220262790A1 (en) * | 2021-02-16 | 2022-08-18 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US20220320094A1 (en) * | 2021-03-30 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin Field-Effect Transistor Device and Method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017027224A1 (en) * | 2015-08-07 | 2017-02-16 | Tokyo Electron Limited | Method of patterning without dummy gates |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060071275A1 (en) * | 2004-09-30 | 2006-04-06 | Brask Justin K | Nonplanar transistors with metal gate electrodes |
US20060094241A1 (en) * | 2004-11-03 | 2006-05-04 | Samsung Electronics Co., Ltd. | Etchant for conductive materials and method of manufacturing a thin film transistor array panel using the same |
US20120052647A1 (en) * | 2010-08-27 | 2012-03-01 | Samsung Electronics Co., Ltd. | Method Of Fabricating Semiconductor Device |
US20130062708A1 (en) * | 2011-08-22 | 2013-03-14 | Huicai Zhong | Semiconductor device structure, method for manufacturing the same, and method for manufacturing fin |
-
2014
- 2014-05-08 US US14/272,952 patent/US9490129B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060071275A1 (en) * | 2004-09-30 | 2006-04-06 | Brask Justin K | Nonplanar transistors with metal gate electrodes |
US20060094241A1 (en) * | 2004-11-03 | 2006-05-04 | Samsung Electronics Co., Ltd. | Etchant for conductive materials and method of manufacturing a thin film transistor array panel using the same |
US20120052647A1 (en) * | 2010-08-27 | 2012-03-01 | Samsung Electronics Co., Ltd. | Method Of Fabricating Semiconductor Device |
US20130062708A1 (en) * | 2011-08-22 | 2013-03-14 | Huicai Zhong | Semiconductor device structure, method for manufacturing the same, and method for manufacturing fin |
Cited By (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10056472B2 (en) * | 2014-08-29 | 2018-08-21 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming semiconductor structure with contact over source/drain structure |
US20160254370A1 (en) * | 2014-08-29 | 2016-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming semiconductor structure with contact over source/drain structure |
US11600716B2 (en) | 2014-08-29 | 2023-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming semiconductor structure with contact over source/drain structure |
US10854736B2 (en) | 2014-08-29 | 2020-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming semiconductor structure with contact over source/drain structure |
US11107813B2 (en) * | 2015-05-15 | 2021-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11075082B2 (en) * | 2015-10-30 | 2021-07-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20190139775A1 (en) * | 2015-10-30 | 2019-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9954076B2 (en) | 2015-11-04 | 2018-04-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10879374B2 (en) | 2015-11-04 | 2020-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9659930B1 (en) * | 2015-11-04 | 2017-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10516033B2 (en) | 2015-11-04 | 2019-12-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10971588B2 (en) | 2015-11-30 | 2021-04-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device including FinFET with self-align contact |
US10522634B2 (en) | 2015-11-30 | 2019-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Finfet with self-aligned source/drain |
KR101926232B1 (en) * | 2015-11-30 | 2018-12-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | A semiconductor device and a method for fabricating the same |
US10340348B2 (en) | 2015-11-30 | 2019-07-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing finFETs with self-align contacts |
US10170595B2 (en) | 2016-07-12 | 2019-01-01 | International Business Machines Corporation | Fabrication of an isolated dummy fin between active vertical fins with tight fin pitch |
US10170596B2 (en) | 2016-07-12 | 2019-01-01 | International Business Machines Corporation | Fabrication of an isolated dummy fin between active vertical fins with tight fin pitch |
US9853131B1 (en) | 2016-07-12 | 2017-12-26 | International Business Machines Corporation | Fabrication of an isolated dummy fin between active vertical fins with tight fin pitch |
US9929256B2 (en) | 2016-07-12 | 2018-03-27 | International Business Machines Corporation | Fabrication of an isolated dummy fin between active vertical fins with tight fin pitch |
US20180108655A1 (en) * | 2016-10-17 | 2018-04-19 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10573646B2 (en) | 2016-10-17 | 2020-02-25 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10361308B2 (en) | 2016-10-17 | 2019-07-23 | International Business Machines Corporation | Self-aligned gate cut with polysilicon liner oxidation |
US10256238B2 (en) | 2016-10-17 | 2019-04-09 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10326022B2 (en) | 2016-10-17 | 2019-06-18 | International Business Machines Corporation | Self-aligned gate cut with polysilicon liner oxidation |
US10128239B2 (en) * | 2016-10-17 | 2018-11-13 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10008601B2 (en) | 2016-10-17 | 2018-06-26 | International Business Machines Corporation | Self-aligned gate cut with polysilicon liner oxidation |
US20180323194A1 (en) * | 2016-10-17 | 2018-11-08 | International Business Machines Corporation | Preserving channel strain in fin cuts |
US10541308B2 (en) | 2017-01-03 | 2020-01-21 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
US10079287B2 (en) * | 2017-01-03 | 2018-09-18 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
US10658473B2 (en) | 2017-01-03 | 2020-05-19 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
US10985250B2 (en) | 2017-01-03 | 2021-04-20 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
US11004944B2 (en) | 2017-01-03 | 2021-05-11 | International Business Machines Corporation | Gate cut device fabrication with extended height gates |
US20190013245A1 (en) * | 2017-07-07 | 2019-01-10 | Globalfoundries Inc. | Gate cut method |
US10396206B2 (en) * | 2017-07-07 | 2019-08-27 | Globalfoundries Inc. | Gate cut method |
US20190164772A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of patterning |
US20190164837A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with cutting depth control and method for fabricating the same |
US11721588B2 (en) | 2017-11-30 | 2023-08-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with cutting depth control and method for fabricating the same |
US11901190B2 (en) * | 2017-11-30 | 2024-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of patterning |
US11031290B2 (en) * | 2017-11-30 | 2021-06-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with cutting depth control and method for fabricating the same |
US20220077285A1 (en) * | 2018-03-12 | 2022-03-10 | Samsung Electronics Co., Ltd. | Integrated circuit device and method of forming the same |
US11107902B2 (en) | 2018-06-25 | 2021-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric spacer to prevent contacting shorting |
US11342444B2 (en) | 2018-06-25 | 2022-05-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric spacer to prevent contacting shorting |
KR20200000784A (en) * | 2018-06-25 | 2020-01-03 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Dielectric spacer to prevent contacting shorting |
KR102099747B1 (en) * | 2018-06-25 | 2020-04-13 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Dielectric spacer to prevent contacting shorting |
TWI702724B (en) * | 2018-07-11 | 2020-08-21 | 美商格芯(美國)集成電路科技有限公司 | Using source/drain contact cap during gate cut |
US11011417B2 (en) | 2019-05-31 | 2021-05-18 | International Business Machines Corporation | Method and structure of metal cut |
CN112018034A (en) * | 2019-05-31 | 2020-12-01 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN112531027A (en) * | 2019-09-18 | 2021-03-19 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US20220262790A1 (en) * | 2021-02-16 | 2022-08-18 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US20220320094A1 (en) * | 2021-03-30 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin Field-Effect Transistor Device and Method |
US11682675B2 (en) * | 2021-03-30 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field-effect transistor device and method |
Also Published As
Publication number | Publication date |
---|---|
US9490129B2 (en) | 2016-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9490129B2 (en) | Integrated circuits having improved gate structures and methods for fabricating same | |
US10326021B2 (en) | Source/drain profile for FinFeT | |
US10991795B2 (en) | Semiconductor device and manufacturing method thereof | |
US8809139B2 (en) | Fin-last FinFET and methods of forming same | |
US9954063B2 (en) | Stacked planar double-gate lamellar field-effect transistor | |
US8809131B2 (en) | Replacement gate fin first wire last gate all around devices | |
US9165770B2 (en) | Methods for fabricating integrated circuits using improved masks | |
US8404592B2 (en) | Methods for fabricating FinFET semiconductor devices using L-shaped spacers | |
US9601335B2 (en) | Trench formation for dielectric filled cut region | |
US9960077B1 (en) | Ultra-scale gate cut pillar with overlay immunity and method for producing the same | |
US9379221B1 (en) | Bottom-up metal gate formation on replacement metal gate finFET devices | |
US20090057846A1 (en) | Method to fabricate adjacent silicon fins of differing heights | |
US20150056781A1 (en) | Gate length independent silicon-on-nothing (son) scheme for bulk finfets | |
US9123654B2 (en) | Trilayer SIT process with transfer layer for FINFET patterning | |
US8575013B2 (en) | Replacement gate fabrication methods | |
US20160254180A1 (en) | Self aligned raised fin tip end sti to improve the fin end epi quality | |
US9728534B2 (en) | Densely spaced fins for semiconductor fin field effect transistors | |
US20130309847A1 (en) | Methods of forming finfet devices with alternative channel materials | |
US9865508B2 (en) | Method and structure to fabricate closely packed hybrid nanowires at scaled pitch | |
US10177037B2 (en) | Methods of forming a CT pillar between gate structures in a semiconductor | |
US20140084371A1 (en) | Multi-gate field effect transistor devices | |
US9478661B1 (en) | Semiconductor device structures with self-aligned fin structure(s) and fabrication methods thereof | |
US20150228765A1 (en) | Method of finfet formation | |
CN107045983B (en) | Transistor and forming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES, INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HU, XIANG;LIU, HUANG;REEL/FRAME:032851/0274 Effective date: 20140430 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |