US20150222458A1 - Method for Code Evaluation Using ISI Ratio - Google Patents

Method for Code Evaluation Using ISI Ratio Download PDF

Info

Publication number
US20150222458A1
US20150222458A1 US14/612,241 US201514612241A US2015222458A1 US 20150222458 A1 US20150222458 A1 US 20150222458A1 US 201514612241 A US201514612241 A US 201514612241A US 2015222458 A1 US2015222458 A1 US 2015222458A1
Authority
US
United States
Prior art keywords
reduced
vector
alphabet
sub
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/612,241
Other versions
US9100232B1 (en
Inventor
Ali Hormati
Amin Shokrollahi
Roger Ulrich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kandou Labs SA
Original Assignee
Kandou Labs SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US14/612,241 priority Critical patent/US9100232B1/en
Application filed by Kandou Labs SA filed Critical Kandou Labs SA
Assigned to KANDOU LABS, S.A. reassignment KANDOU LABS, S.A. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HORMATI, ALI, SHOKROLLAHI, AMIN, ULRICH, Roger
Priority to US14/816,899 priority patent/US9258154B2/en
Publication of US9100232B1 publication Critical patent/US9100232B1/en
Application granted granted Critical
Publication of US20150222458A1 publication Critical patent/US20150222458A1/en
Priority to US15/019,868 priority patent/US10348436B2/en
Assigned to COLUMBIA LAKE PARTNERS GROWTH LENDING I (LUXCO) S.À.R.L., KREOS CAPITAL VI (UK) LIMITED reassignment COLUMBIA LAKE PARTNERS GROWTH LENDING I (LUXCO) S.À.R.L. SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Kandou Labs S.A.
Priority to US16/504,440 priority patent/US11025359B2/en
Priority to US17/336,082 priority patent/US11683113B2/en
Priority to US18/337,934 priority patent/US20230336266A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J13/00Code division multiplex systems
    • H04J13/0007Code type
    • H04J13/004Orthogonal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0272Arrangements for coupling to multiple lines, e.g. for differential transmission
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0272Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0276Arrangements for coupling common mode signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03343Arrangements at the transmitter end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4919Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using balanced multilevel codes

Definitions

  • the present invention relates generally to the field of communications, and more particularly to the transmission and reception of signals capable of conveying information within and between devices.
  • serial communications link In communication systems, a goal is to transport information from one physical location to another. It is typically desirable that the transport of this information is reliable, is fast and consumes a minimal amount of resources.
  • One common information transfer medium is the serial communications link, which may be based on a single wire circuit relative to ground or other common reference, or multiple such circuits relative to ground or other common reference.
  • a common example uses singled-ended signaling (“SES”). SES operates by sending a signal on one wire, and measuring the signal relative to a fixed reference at the receiver.
  • a serial communication link may also be based on multiple circuits used in relation to each other.
  • a common example of the latter uses differential signaling (“DS”). Differential signaling operates by sending a signal on one wire and the opposite of that signal on a matching wire. The signal information is represented by the difference between the wires, rather than their absolute values relative to ground or other fixed reference.
  • Vector signaling is a method of signaling.
  • a plurality of signals on a plurality of wires is considered collectively although each of the plurality of signals might be independent.
  • Each of the collective signals is referred to as a component and the number of plurality of wires is referred to as the “dimension” of the vector.
  • the signal on one wire is entirely dependent on the signal on another wire, as is the case with DS pairs, so in some cases the dimension of the vector might refer to the number of degrees of freedom of signals on the plurality of wires instead of exactly the number of wires in the plurality of wires.
  • any suitable subset of a vector signaling code denotes a “subcode” of that code.
  • Such a subcode may itself be a vector signaling code.
  • each component or “symbol” of the vector takes on one of two possible values.
  • each symbol has a value that is a selection from a set of more than two possible values.
  • the set of all values required to represent all symbols is called the “alphabet” of the code.
  • a binary vector signaling code requires at least an alphabet of two values
  • a ternary vector signaling code requires at least an alphabet of three values.
  • symbols When transmitted as physical signals on a communications medium, symbols may be represented by particular physical values appropriate to that medium; as examples, in one embodiment a voltage of 150 mV may represent a “+1” symbol and a voltage of 50 mV may represent a “ ⁇ 1” symbol, while in another embodiment “+1” may be represented by 800 mV and “ ⁇ 1” as ⁇ 800 mV.
  • a vector signaling code as described herein, is a collection C of vectors of the same length N, called codewords.
  • the ratio between the binary logarithm of the size of C and the length N is called the pin-efficiency of the vector signaling code.
  • the Orthogonal Differential Vector Signaling or ODVS codes of [Cronie I], [Cronie II], [Fox I], [Shokrollahi I], [Shokrollahi II], and [Shokrollahi III] are examples of vector signaling codes, and are used herein for descriptive purposes.
  • ISI Inter-symbol interference
  • a symbol to be decoded at the receiver by the residual effects of symbols previously sent through the system. This effect is mainly due to properties of the underlying communication channel, and often is the limiting characteristic precluding higher speed or lower error communications.
  • Well-known examples of channels vulnerable to ISI include wireless communications with multipath interference and band-limited channels in wired systems. Since ISI degradation is deterministic, it is advisable to cancel its effect before trying to decode the current symbol to obtain its embedded information. In some cases, a sequence of previously-sent symbols that constructively combine to maximize their impact on the detection margin of the current symbol.
  • Equalizers are functional processing blocks or circuits that try to invert the channel in such a way that the transmitted data at each symbol interval becomes (ideally) independent of the other symbols sent through the system.
  • FIR Finite Impulse Response filtering
  • CTLE Continuous Time Linear Equalization
  • DFE Decision Feedback Equalization
  • Other equalization methods such as the Tomlinson-Harashima precoding method are also known to practitioners of the field.
  • An efficient communications apparatus is described for a vector signaling code to transport data and optionally a clocking signal between integrated circuit devices.
  • Methods of designing such apparatus and their associated codes based on a new metric herein called the “ISI Ratio” are described which permit higher communications speed, lower system power consumption, and reduced implementation complexity.
  • FIG. 1 illustrates an embodiment of a communications system in accordance with the invention.
  • FIG. 2 shows the case of differential signaling on two wires sending one bit per symbol.
  • FIG. 3 shows the case of PAM-4 signaling on two wires sending two bits per symbol.
  • FIG. 4 shows the pulse response of the example channel used for the simulations herein.
  • FIG. 5 shows eye diagrams for the first case MIC embodiment of a P3 receiver.
  • FIG. 6 shows eye diagrams for the second case MIC embodiment of a P3 receiver.
  • FIGS. 7A through 7E show eye diagrams for the five sub-channels of a 5b6w code receiver.
  • FIGS. 8A through 8C show eye diagrams for the three sub-channels of an ENRZ code receiver.
  • FIGS. 9A and 9B show eye diagrams for the 4.5b5w code of [Shokrollahi I].
  • FIGS. 10A and 10B show eye diagrams for an 8b8w code.
  • FIG. 11 is a graph comparing performance of NRZ, PAM-4, and ENRZ signaling over the same channel model.
  • FIG. 12 shows an eye-diagram for NRZ as an example of common practice signaling methods on this channel.
  • FIG. 13 shows the eye-diagrams for PAM-4 as an example of common practice signaling methods on this channel.
  • FIG. 14 is a block diagram of a Glasswing receiver.
  • FIG. 15 is a block diagram of a Glasswing receiver recovering an embedded clock.
  • FIG. 16 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 6 of the matrix of Eqn. 3, both with and without equalization.
  • FIG. 17 is a schematic of one alterative one embodiment of a multi-input comparator with input weights as defined by row 6 of the matrix of Eqn. 3, both with and without equalization.
  • FIG. 18 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 3 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 5 of the matrix of Eqn. 3.
  • FIG. 19 is a schematic of one alterative embodiment of a multi-input comparator with input weights as defined by row 3 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 5 of the matrix of Eqn. 3.
  • FIG. 20 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 2 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 4 of the matrix of Eqn. 3.
  • FIG. 21 is a block diagram of one embodiment of a Glasswing 5b6w transmit driver.
  • FIG. 22 is a block diagram of one embodiment of a Glasswing 5b6w — 10 — 5 transmit driver.
  • FIG. 23 is a flow diagram of a transmission method.
  • FIG. 24 is a flow diagram of a reception method.
  • FIG. 1 illustrates an embodiment of a communication system in accordance with the invention employing a vector signaling code.
  • Source data to transmitter 110 herein illustrated as S 0 , S 1 , S 2 , S 3 , S 4 enters as a source data word 100 into encoder 112 .
  • the size of the source data word may vary and depends on the parameters of the vector signaling code.
  • the encoder 112 generates a codeword of the vector signaling code for which the system is designed. In operation, the codeword produced by encoder 112 is used to control PMOS and NMOS transistors within driver 118 , generating two, three, or more distinct voltages or currents on each of the N communication wires 125 of communications channel 120 , to represent the N symbols of the codeword.
  • the size of the source data word is shown as five bits and the codeword size is six symbols.
  • communications channel 110 is shown as being comprised of six signal wires 125 , each transporting one codeword symbol.
  • this code may also describe this code as having a block length of six (i.e. producing an output word of six symbols) and a code size of 32 (i.e. having 32 distinct codewords, sufficient to encode 5 binary bits of data.)
  • detector 132 reads the voltages or currents on wires 125 , possibly including amplification, frequency compensation, and common mode signal cancellation.
  • the received results 140 herein shown as R 0 , R 1 , R 2 , R 3 , R 4 , are provided directly by detector 132 , without need of optional decoder 138 .
  • FIG. 1 illustrates a system using an ODVS code capable of encoding five binary bit values for transmission over six wires, a so-called 5b6w code.
  • the operation of the communications transmitter 110 and communications receiver 130 have to be completely synchronized in order to guarantee correct functioning of the communication system.
  • this synchronization is performed by an external clock shared between the transmitter and the receiver.
  • Other embodiments may combine the clock function with one or more of the data channels, as in the well-known Biphase encoding used for serial communications, or other methods described herein.
  • Signaling is a method of transmitting information over communication channels. Any form of mapping information (typically represented as bits) to physical quantities that are carried on the communication channel is referred to as signaling.
  • information to be conveyed on a communication channel is modulated through a shaped pulse having a real-valued function of finite support.
  • the signals transmitted on the wires are of the form
  • C i is the codeword vector of length N (equal to the number of wires)
  • T is the temporal length of a unit interval (UI) of the pulse representing one transmitted value
  • P is a function on the interval [0,T] defining the pulse shape used for modulation.
  • the codewords C i determine the information sent at every instance. The choice of the set to which the C i belongs, together with the choice of the mapping between the information bits and the C i determines the signaling method.
  • Pulse amplitude modulation is a method of signaling in which the C i can take one of the values [ ⁇ 1, ⁇ 1+2/(X ⁇ 1), ⁇ 1+4/(X ⁇ 1), . . . ,1 ⁇ 4/(X ⁇ 1), 1 ⁇ 2/(X ⁇ 1), 1] representing equal amplitude intervals over the allowable signal range.
  • This type of signaling is referred to as PAM-X signaling.
  • X is a power of 2
  • each C i carries log 2(X) (binary logarithm of X) information bits.
  • a vector signaling code is a collection C of vectors of the same dimension N, called codewords, a second collection ⁇ of vectors of dimension N, called multi-input comparators (MIC's), and a set of “don't cares” wherein each don't care is a pair C i , ⁇ , with C i being an element of C and ⁇ being an element of ⁇ .
  • MIC's multi-input comparators
  • Don's multi-input comparators
  • a codeword is uniquely determined by the vector of the scalar products of that codeword with all the MIC's ⁇ for which C i , ⁇ is not a don't care. If a pair C i , ⁇ is not a don't care, we say that C i is active for MIC ⁇ .
  • the collection C of codewords consists of the 12 vectors obtained from the permutations of the vector (1,0,0, ⁇ 1), the MIC's are the six vectors
  • a MIC being defined as a vector, and as a hyper-plane given by the set of all points orthogonal to this vector.
  • the ISI problem is examined from this signaling point of view with the intent to determine how to transfer data in a manner less sensitive to the uncorrected residual ISI in the system.
  • a practical embodiment of a multi-input comparator or MIC with coefficients a 0 , a 1 , . . . , a m ⁇ 1 is a summation circuit that accepts as its input a vector (x 0 , x 1 , . . . , x m ⁇ 1 ) from a plurality of signal conductors and outputs
  • (x 0 . . . x m ⁇ 1 ) is the signal weight vector for the summation circuit.
  • the desired output is a binary value
  • the value Result is sliced with an analog comparator or other such signal slicer circuit to produce a binary decision output. Because this is a common use case, the colloquial name of this circuit incorporates the term “comparator”, although other embodiments may apply the summation result to a PAM-3 or PAM-4 slicer to obtain ternary or quaternary outputs, or indeed may retain the analog output of Eqn. 2 for further computation.
  • the set of multi-input comparators comprising a code receiver may be concisely described using matrix notation, with the columns of the matrix corresponding to consecutive elements of input vector (x 0 , x 1 , . . . , x m ⁇ 1 ) i.e. the plurality of signal conductor or wire inputs carrying the vector signaling code, and each row of the matrix corresponding to the vector defining a particular multi-input comparator and its output.
  • the value of matrix element corresponds to the weight vector or set of scaling factors applied to that column's input values by that row's multi-input comparator.
  • the matrix of Eqn. 3 describes one such set of multi-input comparators comprising a code receiver.
  • the six input wires represented by the six matrix columns, are processed by five multi-input comparators represented by matrix rows 2-6.
  • the first matrix row is comprised of all “1” values, creating a square 6 ⁇ 6 matrix.
  • Matrix M may be normalized to satisfy the stronger conventional orthogonality requirement, but as will subsequently be described such normalization is neither necessary nor desirable in practice.
  • orthogonality requires that the vector of weights in a row representing a multi-input comparator be orthogonal to all other rows, and that each row representing a multi-input comparator sums to zero.
  • the comparator outputs are also orthogonal (and therefore independent,) they represent distinct communications modes, herein described as “sub-channels” of the Vector Signaling Code communications system.
  • the initial row of the matrix may be seen to represent the common-mode communications channel over the transmission medium.
  • the first row is set to all “1” values, maximizing the common mode contribution of each wire input to this one matrix row.
  • all rows of the matrix are orthogonal, it follows that no other matrix row (i.e. no receiver output) may then be impacted by common mode signals.
  • Embodiments having such common mode rejection need not implement a physical comparator corresponding to the first row of their descriptive matrix.
  • ODVS sub-channels are not limited by the example embodiment to a particular ODVS code, transmitter embodiment, or receiver embodiment.
  • Encoders and/or decoders maintaining internal state may also be components of embodiments in accordance with the invention.
  • Sub-channels may be represented by individual signals, or by states communicated by multiple signals.
  • an Orthogonal Differential Vector Signaling code may be constructed from a generator matrix by multiplication of an input modulation vector of the form (0, a 1 , a 2 , . . . a n ) by the matrix M.
  • each a i of this vector is the positive or negative of a single value, as example ⁇ 1, representing one bit of transmitted information.
  • multiplication of the matrix by such an input vector comprises excitation of the various modes by the a i , of that vector, with the zeroth mode corresponding to common mode transmission not being excited at all. It will be obvious to one familiar with the art that transmission energy emitted in the common mode is both unnecessary and wasteful in most embodiments. However, in at least one embodiment in accordance with the invention, a nonzero amplitude for the common mode term is used to provide a nonzero bias or baseline value across the communications channel.
  • the various codewords of the code generated using this method represent linear combinations of the various orthogonal communication modes. Without additional constraints being imposed (e.g., for purposes of implementation expediency,) this method results in systems capable of communicating N ⁇ 1 distinct sub-channels over N wires, typically embodied as a N ⁇ 1 bit/N wire system.
  • the set of discrete codeword values needed to represent the encoded values is called the alphabet of the code, and the number of such discrete alphabet values is its alphabet size.
  • the alphabet of this code consists of the values +1, +1/3, ⁇ 1/3, ⁇ 1, thus this is a quaternary code (e.g. having an alphabet size of four.)
  • This code will subsequently be described herein as the 5b6w or “Glasswing” code, and its corresponding receive matrix of Eqn. 3 as the “Glasswing receiver”.
  • a binary clock or strobe signal may be transmitted on an ODVS sub-channel, if it has no more than one clock edge per codeword transmission.
  • An embodiment of an ODVS encoder and its associated line drivers may operate asynchronously, responding to any changes in data inputs.
  • Other embodiments utilize internal timing clocks to, as one example, combine multiple phases of data processing to produce a single high-speed output stream.
  • output of all elements of a codeword is inherently simultaneous, (absent any logic delay or other implementation constrain,) thus a strobe or clock signal being transported on a sub-channel of the code will be seen at the receiver as a data-aligned clock (e.g.
  • Methods are well known in the art to convert such a data-aligned clock into a delayed or center-of-eye-aligned clock, suitable for initiating sampling of data sub-channels in combination with the present invention. Such methods may include introduction of a fixed time delay, adjustable time delay, delay-locked loop, etc.
  • the ISI-Ratio is a measure of the sensitivity of a signaling scheme to the inter-symbol interference in a communication system. It is in a sense a measure for the deterioration of a signaling scheme due to residual uncorrected ISI.
  • the Encoder picks one out of K possible codewords of length N (based on the bits to be sent) and the drivers create voltages/currents proportional to the coordinate values of the codeword and drive the wires with those values.
  • UI Unit Interval
  • P t a rectangular pulse shape
  • the codewords travel on the channel towards the receiver.
  • the wire values may pass through an equalizer and possibly a gain stage at the Rx front-end, and these new values are combined in (possibly) multiple linear ways in the comparator network to arrive at a set of decision values.
  • the comparators may take linear combinations of wire values and compare them against fixed references, or against other linear combinations of wire values.
  • the receiver comparator network has M MIC's.
  • the MIC's can be conveniently described as “affine linear forms” on the wire values.
  • to each MIC is associated a set of coefficients a 0 , a 1 , . . . , a n
  • the output of the MIC is the sign of the expression a 0 +a 1 x 1 + . . . +a n x n where x 1 , . . . , x n are the values on wires 1, . . . , N, respectively, and ⁇ a 0 is the corresponding reference value.
  • a central MIC is often also written as the vector of the coefficients of its linear form, i.e., as [a 0 , a 1 , . . . , a n ].
  • Central MIC's can be of two flavors: reference-less MIC's and referenced MIC's.
  • a reference-less MIC is a central MIC for which the sum of its coefficients is zero.
  • the MIC coefficients are simply the pair [+1, ⁇ 1] with the result compared against 0. This is a central reference-less MIC.
  • PAM-4 signaling the same MIC is used, but two of the three MIC's have references. In other words, if the largest signal value is 1 and the smallest signal value is ⁇ 1, the MIC's are given by the following 3 affine linear forms:
  • some of the coefficients of a MIC may be zero, in which case their corresponding inputs are simply discarded.
  • Each of the K codewords in the code can be interpreted as points in an N dimensional Euclidean space.
  • the task of the MIC's is to separate the points.
  • a MIC that is not a don't care for two codewords separates the points if the points lie on opposite sides of the hyper-plane corresponding to the MIC.
  • FIGS. 2 and 3 show the case of differential and PAM-4 signaling on two wires sending one and two bits per symbol, respectively.
  • the hyper-plane is the line of angle 45 degrees passing through the origin, and the codewords are the points with coordinates (1, ⁇ 1) and ( ⁇ 1,1). These codewords are separated by the hyper-plane, and they have equal distance from the hyper-plane.
  • the hyper-planes are the line of angle 45 degrees passing through the origin, and the two translations of this line by the vectors (2/3, ⁇ 2/3) and ( ⁇ 2/3, 2/3).
  • the codewords are the points (1, ⁇ 1), (1/3, ⁇ 1/3), ( ⁇ 1/3, 1/3) and ( ⁇ 1,1), all lying on the line perpendicular to the MIC's. As can be seen, the MIC's separate the codewords.
  • the ISI-Ratio is defined for a MIC ⁇ , with respect to the set C of codewords.
  • ⁇ m be the set of codeword indices that are active for MIC m (i.e., they are not don't cares for that MIC).
  • the central MIC's where the hyper-plane passes through the origin
  • non-central MICs where the hyper-plane does not pass through the origin as in the two MICs in the PAM-4 signaling
  • d(C k ,MIC m ) be the distance between codeword C k and the hyper-plane representing MIC m .
  • the ISI-Ratio for MIC m is defined as:
  • ISIRatio ⁇ ( m ) max 1 ⁇ k ⁇ K ⁇ d ⁇ ( C k , MIC m ) min k ⁇ ⁇ m ⁇ d ⁇ ( C k , MIC m ) . [ Eqn . ⁇ 5 ]
  • the ISI-Ratio may be seen to be the ratio of the maximum distance of any active codeword to the MIC hyper-plane, to the minimum distance of any active codeword to the MIC hyper plane. If we compute this quantity for the signaling examples above, we obtain the following numbers:
  • ISI-Ratio is 1 for the MIC.
  • ISI-Ratio is 3 for the middle MIC (which is central).
  • d(C k ,MIC m ) be the distance between codeword C k and the hyper-plane representing the referenced MIC m .
  • d 0 (C k , MIC m ) the distance between the codeword C k and the shifted version of MIC m passing through the origin.
  • ISIRatio ⁇ ( m ) max 1 ⁇ k ⁇ K ⁇ d 0 ⁇ ( C k , MIC m ) min k ⁇ ⁇ m ⁇ d ⁇ ( C k , MIC m ) . [ Eqn . ⁇ 6 ]
  • the ISI-Ratio for the two non-central MICs of PAM-4 signaling is also equal to 3. Therefore, the ISI-Ratio of all the MICs in a PAM-4 communication system is 3.
  • t 0 is the reference sampling time for the codeword C 0 . At time t 0 we have
  • the receiver eye at the MIC output is closed for the sampling time t in which r m (t) changes sign with respect to its sign at t 0 . This determines the horizontal opening of the eye at the MIC output.
  • the goal is to achieve very low detection error rates at the receiver (e.g., less than 10 ⁇ 12 ) and therefore, it is the worst-case codeword pattern that determines the eye-opening.
  • the worst-case codeword pattern occurs when the codeword to be detected is the closest codeword to the hyper-plane representing MIC m (we call it C min (m)) and the pre- and post-cursor codewords are at the farthest distance (we call it C max (m)) from that hyper-plane. Choosing these codewords, we can write:
  • the goal is to find the codewords, the MICs, and the don't care pairs, such that the codewords can be distinguished by these MICs and the maximum ISI-Ratio of the MICs is minimized.
  • the MIC with the highest ISI-Ratio will dominate and the horizontal opening of its corresponding eye will determine the error rate of the entire communication system.
  • a 4-wire transmission line is used, with channel characteristics based on the reference channel provide by TE (www.te.com) for 2 wires on a back-plane channel measured for the IEEE 802.3bj standard (found online at www-dot-ieee802.org/3/100GCU/public/channel.html). That described channel response was expanded to a 4 wire channel with crosstalk removed between wires. The baud rate was fixed at 8 GBaud per second.
  • a continuous-time linear equalizer (CTLE) with equalization range between 0 dB to 12 dB and a 3-tap filter at the transmitter were assumed, with equalizer settings optimized to obtain the best horizontal eye openings.
  • CTLE continuous-time linear equalizer
  • a first embodiment of a vector signaling code design is called P3 signaling, and uses 4 codewords (1, 0, ⁇ 1), ( ⁇ 1, 0, 1), (0, 1, ⁇ 1) and (0, ⁇ 1 , 1) to send 2 bits over 3 wires of the example channel.
  • Case 1 We choose the MICs as (1, ⁇ 1, 0) and (0, 1, ⁇ 1).
  • the outputs for the two MICs on the four codewords are the values 1, ⁇ 1, ⁇ 1, 1 and 1, ⁇ 1, 2, ⁇ 2, respectively. It is obvious from examination that the two MICs can distinguish the 4 codewords from each other.
  • the throughput is 5.33 Gbps/wire.
  • the eye-diagrams are shown in FIG. 5 .
  • This example confirms that MICs with the same ISI-Ratio on the same channel under the same clock rate lead to approximately the same horizontal eye openings, and that the right choice of the MICs is crucial for the signal integrity of the transmission system.
  • a second embodiment of a signaling design utilizes linear coding; that is, the signaling scheme is defined by means of a matrix-vector product.
  • the vector contains the bits to be transmitted and the matrix defines the transformation applied to the bits in order to generate the codewords.
  • the vector representing the bits is of the form (0, ⁇ 1, ⁇ 1, . . . , ⁇ 1).
  • the coding matrix has the first row as all ones and the other N ⁇ 1 rows are orthogonal to first row and span the remaining (N ⁇ 1)-dimensional subspace; thus, this is an orthogonal matrix as previously described herein.
  • the MIC coefficients are found simply from the corresponding N ⁇ 1 columns of the inverse of the coding matrix.
  • S a row vector of information bits [ 0 , S 0 , S 1 , S 2 , S 3 , S 4 ] representing antipodal weights (e.g., ⁇ 1 for logic bits 0 , 1 , or alternatively ⁇ 1/3)
  • w is the codeword vector to be transmitted [w 0 , w 1 , w 2 , w 3 , w 4 , w 5 ]. If antipodal weights of ⁇ 1 are used, then the transmitted codewords may then be normalized by a factor of 1/3 to result in codewords having a quaternary alphabet of ⁇ 1/3, ⁇ 1 ⁇ .
  • the linear combinations of the sub-channel codes that form the codewords that are ultimately transmitted will provide a reduced alphabet of codeword elements. That is, at least one of the sub-channel code vectors has a non-normalized magnitude and wherein the row-wise linear combinations of the reduced-alphabet provide a reduced alphabet. It may be observed that sub-channel code vectors having three non-zero elements comprise a first non-zero element twice as large as each of a second non-zero element and a third non-zero element, and a position of the first non-zero element is aligned to where only one other sub-channel codeword vector has a non-zero element.
  • the inverse matrix whose columns define the MIC coefficients is simply the transpose of the matrix A of Eqn. 13 with appropriate normalization, and was previously described as Eqn. 3.
  • the throughput is 6.66 Gbps/wire.
  • the eye-diagrams of this scheme are shown in FIG. 7A through FIG. 7E .
  • the horizontal opening is 106.2 psec for all the MICs.
  • the five bit over six wire or 5b6w code of Eqn. 13, MIC matrix of Eqn. 3, and codewords of Table 1 will herein be called the “Glasswing” code.
  • a third embodiment of a signaling design also utilizes linear coding and is called Ensemble-NRZ or ENRZ.
  • ENRZ has 8 codewords of the form ⁇ perm(1, ⁇ 1/3, ⁇ 1/3, ⁇ 1/3) where “perm” means all the permutations of the coefficients, and 3 MICs of the form (1/2, ⁇ 1/2, 1/2, ⁇ 1/2), (1/2, 1/2, ⁇ 1/2, ⁇ 1/2) and (1/2, ⁇ 1/2, ⁇ 1/2, 1/2, 1/2), and can send 3 bits over 4 wires per unit interval.
  • the coding matrix is a scaled version of the 4 ⁇ 4-Hadamard matrix:
  • the scale factor 1/3 is chosen so that the final values are constrained to be between ⁇ 1 and 1.
  • the throughput is 6 Gbps/wire.
  • the eye-diagrams for ENRZ signaling are shown in FIGS. 8A through 8C .
  • the horizontal opening is 106.2 psec for the three MICs.
  • a fourth embodiment is a vector-signaling code design having the property of containing different MICs with different ISI-Ratios as well as non-active codewords for the MICs.
  • This category of codes allows the designer to provide codes with fewer number of MICs compared to the codes with the same throughput and all ISI-Ratios equal.
  • the MICs with smaller ISI-Ratio are generally ones that make the linear combination on more wires compared to the MICs with higher ISI-Ratios. Since these MICs provide more horizontal opening, this property makes these MICs more tolerant to higher skew when more wires are involved in the linear combination.
  • the final example embodiment is a code that sends 8 bits over 8 wires using 13 MICs.
  • the codewords are of the form ⁇ (perm(1,1,0, ⁇ 1)
  • the MIC's are 6 pairwise comparators on the first four wires, 6 pairwise comparators on the second four wires, and one MIC (1,1,1,1, ⁇ 1, ⁇ 1, ⁇ 1, ⁇ 1)/4.
  • the last input MIC has ISI ratio of 1 while each of the pairwise comparator MICs has an ISI-Ratio of 2.
  • the throughput is 8 Gbps/wire.
  • the eye-diagrams are shown in FIGS. 10A and 10B .
  • the MIC with ISI-Ratio 1 has horizontal opening of 106.2 psec ( FIG. 10B ) while the other MICs with ISI-Ratio 2 has horizontal opening of 62.5 psec ( FIG. 10A ).
  • At least one embodiment retains the unnormalized matrix as exemplified by Eqn. 3 with its convenient-to-implement coefficient values, and instead compensates for the variation of sub-channel amplitude by modifying the input signal amplitudes modulating the various sub-channel. For example, a hypothetical system having eight sub-channels of unity gain and one sub-channel of 0.8 gain will ultimately be SNR limited by the latter output. Thus, increasing the last sub-channel's transmission input to ⁇ +1.2, ⁇ 1.2 ⁇ rather than ⁇ +1, ⁇ 1 ⁇ will bring up the corresponding channel output. Alternatively, decreasing all other sub-channel inputs to ⁇ +0.8, ⁇ 0.8 ⁇ will lower the corresponding channel outputs, such that all channels have equal output levels with less transmit power required.
  • the optimal initial code set for Glasswing is calculated to be (0, ⁇ 3/8, ⁇ 1/4, ⁇ 3/8, ⁇ 1/4, ⁇ 3/8) with the corresponding code having an alphabet of size 10 given by (1, 7/8, 1/2, 1/4, 1/8, ⁇ 1/8, ⁇ 1/4, ⁇ 1/2, ⁇ 7/8, ⁇ 1).
  • the resulting codewords are shown in Table 2, with the new code herein called the 5b6w — 10 — 5 code.
  • One embodiment of a driver generating these signal levels is shown as FIG. 22 .
  • Each driver slice 1010 produces one wire output signal, with multiple driver elements on each slice being enabled in combination so as to produce the 10 distinct output levels required.
  • Such a transmitter embodiment would be fully compatible with any Glasswing receiver defined by the matrix of Eqn. 3, and would require less line driver power than an unmodified 5b6w transmit driver. Because of this generally disadvantageous cost/benefit tradeoff, most embodiments of Glasswing transmitters are expected to utilize unmodified 5b6w signal levels; where they are cost-effective, alternative embodiments incorporating the 5b6w — 10 — 5 modifications may transparently be interchanged and/or interoperate with unmodified ones.
  • FIG. 14 An embodiment of the Glasswing receiver as defined by the matrix of Eqn. 3 is shown in FIG. 14 .
  • the six input wires are w 0 through w 5
  • the five sub-channel outputs are S 0 through S 5 .
  • each of the inputs of the multiple-input comparators 210 through 250 is identified by a weight, representing the relative contribution of that input to the final result output, as defined by the matrix rows of Eqn. 3 defining each MIC.
  • 210 and 230 may be seen to be conventional dual input differential comparators, each having one positive and one negative input of equal and opposite weight.
  • Comparators 220 and 240 each have two positive inputs each contributing one half to the total positive value, and one input contributing the entire negative value.
  • Comparator 250 has three inputs each contributing one third to the total positive value, and three inputs each contributing one third to the total negative value.
  • Embodiments of the five multi-input comparators corresponding to rows two through six of the matrix of Eqn. 3 may use the expanded differential pair design of [Holden I] or the alternative design of [Ulrich I].
  • CTLE Continuous-Time Linear Equalization
  • Transistor-level schematics of such embodiments suitable for use with Glasswing are described in [Shokrollahi IV] and provided as examples herein as FIGS. 16 through 20 . Each design is shown both with and without integrated CTLE and where applicable, alternative embodiments are illustrated.
  • FIG. 16 or its alternative embodiment of FIG. 17 is suitable for use as comparator 250 of FIG. 14 .
  • the embodiment of FIG. 18 or its alternative embodiment of FIG. 19 is suitable for use as comparator 220 , and with the obvious substitution of inputs w 0 , w 1 , and w 2 with w 3 , w 4 , and w 5 , for use as comparator 240 .
  • the embodiment of FIG. 20 is suitable for use as comparator 210 , and with the same substitution of inputs, for comparator 230 .
  • DFE Decision Feedback Equalization
  • CMOS-like point-to-point interconnections which are optimally driven using conventional voltage-mode drivers.
  • Higher speed and/or longer channels having matched impedance terminations may preferably be driven using current-mode drivers.
  • D/A Digital-to-Analog
  • the corpus of known methods of D/A conversion including those based on resistive chains, resistive ladders, summation of regulated voltages or currents, or selection among regulated voltages or currents, may be used in association with the present invention.
  • Regulation may be to absolute values, such as a predetermined voltage or current, or may be relative or proportional to a provided level such as the integrated circuit supply voltage.
  • FIG. 21 One embodiment of a resistive source terminated driver for a 5b6w transmitter using the teachings of [Ulrich III] is shown in FIG. 21 .
  • Each driver slice 910 produces one wire output signal, with multiple driver elements on each slice being enabled in combination so as to produce the four distinct output levels which must be generated by the transmitter, representing the codeword alphabet of +1, +1/3, ⁇ 1/3, and ⁇ 1 symbols.
  • the output of Encoder in FIG. 21 is comprised of at least two binary selector signals per driver slice 910 , allowing selection of output values representing at least the alphabet of four symbols per wire.
  • Larger alphabets may be utilized as previously described for optimization of Glasswing receive channel gain by utilizing modified modulation values, at the cost of additional transmitter complexity such as wider sets of selector signals between the Encoder and the wire drivers to enable selection of output values representing at least the larger alphabet set.
  • One embodiment of a driver generating multiple signal levels is shown as FIG. 22 .
  • Finite Impulse Response filtering may be used in combination with Glasswing, as required by the particular channel characteristics and system design goals of the embodiment.
  • a method 2300 is described with respect to FIG. 23 .
  • a set of information bits is received.
  • a reduced-alphabet codeword vector is generated with an encoder.
  • the encoder forms a weighted sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits.
  • the encoder is an orthogonal encoding logic circuit, and it generates a reduced-alphabet codeword vector by mapping the received set of information bits to a respective reduced-alphabet codeword vector and outputting a reduced-alphabet codeword vector selector signal.
  • the selector signal may then be provided to the plurality of line drivers.
  • Each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding current or voltage representing the reduced-alphabet codeword vector element.
  • the sub-channel code vectors form a reduced-alphabet weight matrix, and they are also are mutually orthogonal and orthogonal to a common mode vector.
  • the reduced-alphabet codeword vector is transmitted using a plurality of line drivers.
  • the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
  • the reduced-alphabet codeword vector elements are selected from the normalized set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ .
  • the method 2300 may be used with a system having five sub-channel vectors, for use with a six-wire multi-wire communication bus.
  • the antipodal weights are selected from the normalized set of elements ⁇ + 1 , ⁇ 1 ⁇ .
  • Alternative methods may modulate an antipodal weight of at least one sub-channel according to a clock signal.
  • a voltage offset may be modeled as including a constant weight applied to the common mode sub-channel vector.
  • a method 2400 will be described with respect to FIG. 24 .
  • a set of signals is received over a multi-wire communications bus.
  • the set of signals represents a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors.
  • a plurality of sub-channel multi-input comparators generates a plurality of sub-channel output signals.
  • Each multi-input comparator of the plurality of multi-input comparators implements an input weight vector corresponding to a sub-channel code vector, and outputs an antipodal output signal.
  • a set of information bits is determined based on the respective antipodal output signals, such as by slicing the antipodal output signals with respect to a reference value.
  • the reduced-alphabet codeword vector elements are from the normalized set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ , and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • FIG. 15 utilizes the basic Glasswing receiver of FIG. 14 , further incorporating an embedded clock signal carried by one sub-channel.
  • the highest-amplitude channel is chosen to carry the clock, as taught by [Shokrollahi III].
  • this choice generally results in the clock channel having the best SNR, and thus the cleanest output results.
  • the sub-channel defined by the bottom row of the matrix of Eqn. 3 is designated to carry the clock, as its symmetry and delay characteristics in a practical embodiment were found to be conducive to integration with the delay-and-sample behavior of conventional clock/data recovery circuits.
  • One example of such a circuit is shown as 380 , being comprised of clock edge detector 382 ; a fixed, adjustable, or DLL-controlled time delay 385 , and sample-and-hold or equivalent data samplers 388 .
  • a method comprises: receiving a set of information bits; generating a reduced-alphabet codeword vector with an encoder by forming a weighted sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and, transmitting the reduced-alphabet codeword vector using a plurality of line drivers, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
  • the encoder is an orthogonal encoding logic circuit, and generating a reduced-alphabet codeword vector comprises mapping the received set of information bits to a respective reduced-alphabet codeword vector and outputting a reduced-alphabet codeword vector selector signal.
  • the reduced-alphabet codeword vector selector signal is provided to the plurality of line drivers, and wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
  • At least one of the sub-channel code vectors has a non-normalized magnitude and wherein the row-wise linear combinations of the reduced-alphabet provide a reduced alphabet.
  • the reduced-alphabet codeword vector elements are selected from the normalized set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ . There are five sub-channel vectors, and the multi-wire communication bus comprises six wires.
  • the antipodal weights are selected from the normalized set of elements ⁇ +1, ⁇ 1 ⁇ . In one embodiment, an antipodal weight of at least one sub-channel is modulated according to a clock signal.
  • a non-modulated common mode sub-channel vector is included to provide a voltage offset.
  • sub-channel code vectors having three non-zero elements comprise a first non-zero element twice as large as each of a second non-zero element and a third non-zero element, and a position of the first non-zero element is aligned to where only one other sub-channel codeword vector has a non-zero element.
  • a method comprises: receiving a set of signals over a multi-wire communications bus, the set of signals representing a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors; generating a plurality of sub-channel output signals using a plurality of sub-channel multi-input comparators, each multi-input comparator of the plurality of multi-input comparators implementing an input weight vector corresponding to a sub-channel code vector, and outputting an antipodal output signal; determining a set of information bits from the respective antipodal output signals.
  • the method may determine the set of information bits is done using a plurality of signal slicers.
  • the reduced-alphabet codeword vector elements are from the normalized set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ , and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • an apparatus comprises: a plurality of signal conductors for receiving a set of information bits; an encoder connected to the signal conductors for generating a reduced-alphabet codeword vector by forming a sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and a plurality of line drivers for transmitting the reduced alphabet codeword vector, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
  • the encoder further comprises a logic circuit that maps the received set of information bits to a respective reduced-alphabet codeword vector and ouputs a reduced-alphabet codeword vector selector signal.
  • the apparatus includes wire connections for providing the reduced-alphabet codeword vector selector signal to the plurality of line drivers, wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
  • the encoder is configured to produce a reduced-alphabet comprising a set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ .
  • the multi-wire communications bus comprises six wires to transmit a set of five sub-channel code vectors.
  • the encoder is configured to select the antipodal weights from a set of elements ⁇ +1, ⁇ 1 ⁇ .
  • the encoder is configured to modulate at least one sub-channel code vector according to a clock signal.
  • the encoder is configured to provide a voltage offset by providing a non-modulated common mode sub-channel vector.
  • an apparatus comprises: a multi-wire communications bus configured to receive a set of signals, the set of signals representing a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors; a plurality of sub-channel multi-input comparators, each multi-input comparator of the plurality of multi-input comparators implementing an input weight vector corresponding to a sub-channel code vector, and outputting an antipodal output signal; a plurality of signal slicers configured to determine a set of information bits from the respective antipodal output signals.
  • the apparatus may receive a reduced-alphabet codeword vector elements selected from the normalized set of elements ⁇ +1, +1/3, ⁇ 1/3, ⁇ 1 ⁇ , and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • a diagnostic tool is provided using a method comprising: receiving a plurality of candidate codewords; calculating a ratio for each of a plurality of multi-input comparators, of the maximum distance of an active codeword to a multi-input comparator hyperplane passing through the origin and the minimum distance of an active codeword to the multi-input comparator hyperplane passing through the origin; and exporting the ratio for each central multi-input comparator for analysis.
  • the hyperplane may contain an offset and is shifted, and the ratio is the maximum distance of an active codeword to the shifted hyperplane to the minimum distance of an active codeword to the shifted hyperplane.
  • Physical signal includes any suitable behavior and/or attribute of a physical phenomenon capable of conveying information. Physical signals may be tangible and non-transitory.

Abstract

An efficient communications apparatus is described for a vector signaling code to transport data and optionally a clocking signal between integrated circuit devices. Methods of designing such apparatus and their associated codes based on a new metric herein called the “ISI Ratio” are described which permit higher communications speed, lower system power consumption, and reduced implementation complexity.

Description

  • This application claims priority to U.S. Provisional Patent Application 61/934,803, filed Feb. 2, 2014, naming Ali Hormati and Amin Shokrollahi, entitled “Method for Code Evaluation using ISI Ratio” which is herein incorporated by reference in its entirety for all purposes.
  • REFERENCES
  • The following references are herein incorporated by reference in their entirety for all purposes:
  • U.S. Patent Publication 2011/0268225 of application Ser. No. 12/784,414, filed May 20, 2010, naming Harm Cronie and Amin Shokrollahi, entitled “Orthogonal Differential Vector Signaling” (hereinafter “Cronie I”);
  • U.S. patent application Ser. No. 13/030,027, filed Feb. 17, 2011, naming Harm Cronie, Amin Shokrollahi and Armin Tajalli, entitled “Methods and Systems for Noise Resilient, Pin-Efficient and Low Power Communications with Sparse Signaling Codes”, hereinafter identified as [Cronie II];
  • U.S. patent application Ser. No. 14/158,452, filed Jan. 17, 2014, naming John Fox, Brian Holden, Peter Hunt, John D Keay, Amin Shokrollahi, Richard Simpson, Anant Singh, Andrew Kevin John Stewart, and Giuseppe Surace, entitled “Chip-to-Chip Communication with Reduced SSO Noise”, hereinafter identified as [Fox I];
  • U.S. patent application Ser. No. 14/178,051, filed Feb. 11, 2014, naming John Fox, Brian Holden, Peter Hunt, John D Keay, Amin Shokrollahi, Richard Simpson, Andrew Kevin John Stewart, Giuseppe Surace, and Roger Ulrich, entitled “Methods and Systems for High Bandwidth Chip-to-Chip Communications Interface”, hereinafter identified as [Fox II];
  • U.S. patent application Ser. No. 13/842,740, filed Mar. 15, 2013, naming Brian Holden, Amin Shokrollahi and Anant Singh, entitled “Methods and Systems for Skew Tolerance in and Advanced Detectors for Vector Signaling Codes for Chip-to-Chip Communication”, hereinafter identified as [Holden I];
  • U.S. Provisional Patent Application 61/839,360, filed Jun. 23, 2013, naming Amin Shokrollahi, entitled “Vector Signaling with Reduced Receiver Complexity” (hereinafter “Shokrollahi I”);
  • U.S. Provisional Patent Application No. 61/839,360, filed Jun. 23, 2013, naming Amin Shokrollahi, entitled “Vector Signaling Codes with Reduced Receiver Complexity”, hereinafter identified as [Shokrollahi II].
  • U.S. Provisional Patent Application No. 61/946,574, filed Feb. 28, 2014, naming Amin Shokrollahi, Brian Holden, and Richard Simpson, entitled “Clock Embedded Vector Signaling Codes”, hereinafter identified as [Shokrollahi III].
  • U.S. Provisional Patent Application No. 62/015,172, filed Jul. 10, 2014, naming Amin Shokrollahi and Roger Ulrich, entitled “Vector Signaling Codes with Increased Signal to Noise Characteristics”, hereinafter identified as [Shokrollahi IV].
  • U.S. patent application Ser. No. 13/895,206, filed May 15, 2013, naming Roger Ulrich and Peter Hunt, entitled “Circuits for Efficient Detection of Vector Signaling Codes for Chip-to-Chip Communications using Sums of Differences”, hereinafter identified as [Ulrich I].
  • U.S. Provisional Patent Application No. 62/026,860, filed Jul. 21, 2014, naming Roger Ulrich and Amin Shokrollahi, entitled “Bus Reversible Orthogonal Differential Vector Signaling Codes”, hereinafter identified as [Ulrich II].
  • U.S. patent application Ser. No. 14/315,306, filed Jun. 25, 2014, naming Roger Ulrich, entitled “Multilevel Driver for High Speed Chip-to-Chip Communications”, hereinafter identified as [Ulrich III].
  • The following additional references to prior art have been cited in this application:
  • U.S. Pat. No. 7,053,802, filed Apr. 22, 2004 and issued May 30, 2006, naming William Cornelius, entitled “Single-Ended Balance-Coded Interface with Embedded-Timing”, hereinafter identified as [Cornelius];
  • U.S. Pat. No. 8,649,460, filed Mar. 11, 2010 and issued Feb. 11, 2014, naming Frederick Ware and Jade Kizer, entitled “Techniques for Multi-Wire Encoding with an Embedded Clock”, hereinafter identified as [Ware].
  • FIELD OF THE INVENTION
  • The present invention relates generally to the field of communications, and more particularly to the transmission and reception of signals capable of conveying information within and between devices.
  • BACKGROUND
  • In communication systems, a goal is to transport information from one physical location to another. It is typically desirable that the transport of this information is reliable, is fast and consumes a minimal amount of resources. One common information transfer medium is the serial communications link, which may be based on a single wire circuit relative to ground or other common reference, or multiple such circuits relative to ground or other common reference. A common example uses singled-ended signaling (“SES”). SES operates by sending a signal on one wire, and measuring the signal relative to a fixed reference at the receiver. A serial communication link may also be based on multiple circuits used in relation to each other. A common example of the latter uses differential signaling (“DS”). Differential signaling operates by sending a signal on one wire and the opposite of that signal on a matching wire. The signal information is represented by the difference between the wires, rather than their absolute values relative to ground or other fixed reference.
  • There are a number of signaling methods that maintain the desirable properties of DS while increasing pin efficiency over DS. Vector signaling is a method of signaling. With vector signaling, a plurality of signals on a plurality of wires is considered collectively although each of the plurality of signals might be independent. Each of the collective signals is referred to as a component and the number of plurality of wires is referred to as the “dimension” of the vector. In some embodiments, the signal on one wire is entirely dependent on the signal on another wire, as is the case with DS pairs, so in some cases the dimension of the vector might refer to the number of degrees of freedom of signals on the plurality of wires instead of exactly the number of wires in the plurality of wires.
  • Any suitable subset of a vector signaling code denotes a “subcode” of that code. Such a subcode may itself be a vector signaling code. With binary vector signaling, each component or “symbol” of the vector takes on one of two possible values. With non-binary vector signaling, each symbol has a value that is a selection from a set of more than two possible values. The set of all values required to represent all symbols is called the “alphabet” of the code. Thus, as examples, a binary vector signaling code requires at least an alphabet of two values, while a ternary vector signaling code requires at least an alphabet of three values. When transmitted as physical signals on a communications medium, symbols may be represented by particular physical values appropriate to that medium; as examples, in one embodiment a voltage of 150 mV may represent a “+1” symbol and a voltage of 50 mV may represent a “−1” symbol, while in another embodiment “+1” may be represented by 800 mV and “−1” as −800 mV.
  • A vector signaling code, as described herein, is a collection C of vectors of the same length N, called codewords. The ratio between the binary logarithm of the size of C and the length N is called the pin-efficiency of the vector signaling code. The Orthogonal Differential Vector Signaling or ODVS codes of [Cronie I], [Cronie II], [Fox I], [Shokrollahi I], [Shokrollahi II], and [Shokrollahi III] are examples of vector signaling codes, and are used herein for descriptive purposes.
  • Inter-symbol interference (ISI) is the distortion of a symbol to be decoded at the receiver by the residual effects of symbols previously sent through the system. This effect is mainly due to properties of the underlying communication channel, and often is the limiting characteristic precluding higher speed or lower error communications. Well-known examples of channels vulnerable to ISI include wireless communications with multipath interference and band-limited channels in wired systems. Since ISI degradation is deterministic, it is advisable to cancel its effect before trying to decode the current symbol to obtain its embedded information. In some cases, a sequence of previously-sent symbols that constructively combine to maximize their impact on the detection margin of the current symbol. Since these worst-case symbol patterns usually occur with a high probability compared to the target error-rate of the system, their effect and how to quantify and minimize their destructive behavior is a major concern in the design of communication systems. Beyond such ad-hoc identification of problematic patterns, there is no reliable metric to assess the impact of ISI on communications system performance, nor to suggest channel or coding modifications to mitigate such effects.
  • One way to combat the ISI problem is to use equalizers which render the equivalent channel ISI-free. Equalizers are functional processing blocks or circuits that try to invert the channel in such a way that the transmitted data at each symbol interval becomes (ideally) independent of the other symbols sent through the system. In a Serializer-Deserializer (SerDes) design, FIR (Finite Impulse Response filtering) and CTLE (Continuous Time Linear Equalization) are two well-known linear equalization methods used respectively at the transmitter and receiver sides of the system while DFE (Decision Feedback Equalization) is a receiver-side non-linear equalization method. Other equalization methods such as the Tomlinson-Harashima precoding method are also known to practitioners of the field. Such pre-coding is often equivalent to equalization at the transmitter. On one hand, equalizers can be expensive in terms of implementation complexity, power consumption, and calibration requirements, especially in multi-gigabit/s communication systems. Thus, there is a need for both metrics that accurately reflect the impact of ISI on communications system performance, and for channel processing solutions that mitigate ISI effects in an efficient, high performance manner.
  • BRIEF DESCRIPTION
  • An efficient communications apparatus is described for a vector signaling code to transport data and optionally a clocking signal between integrated circuit devices. Methods of designing such apparatus and their associated codes based on a new metric herein called the “ISI Ratio” are described which permit higher communications speed, lower system power consumption, and reduced implementation complexity.
  • BRIEF DESCRIPTION OF FIGURES
  • FIG. 1 illustrates an embodiment of a communications system in accordance with the invention.
  • FIG. 2 shows the case of differential signaling on two wires sending one bit per symbol.
  • FIG. 3 shows the case of PAM-4 signaling on two wires sending two bits per symbol.
  • FIG. 4 shows the pulse response of the example channel used for the simulations herein.
  • FIG. 5 shows eye diagrams for the first case MIC embodiment of a P3 receiver.
  • FIG. 6 shows eye diagrams for the second case MIC embodiment of a P3 receiver.
  • FIGS. 7A through 7E show eye diagrams for the five sub-channels of a 5b6w code receiver.
  • FIGS. 8A through 8C show eye diagrams for the three sub-channels of an ENRZ code receiver.
  • FIGS. 9A and 9B show eye diagrams for the 4.5b5w code of [Shokrollahi I].
  • FIGS. 10A and 10B show eye diagrams for an 8b8w code.
  • FIG. 11 is a graph comparing performance of NRZ, PAM-4, and ENRZ signaling over the same channel model.
  • FIG. 12 shows an eye-diagram for NRZ as an example of common practice signaling methods on this channel.
  • FIG. 13 shows the eye-diagrams for PAM-4 as an example of common practice signaling methods on this channel.
  • FIG. 14 is a block diagram of a Glasswing receiver.
  • FIG. 15 is a block diagram of a Glasswing receiver recovering an embedded clock.
  • FIG. 16 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 6 of the matrix of Eqn. 3, both with and without equalization.
  • FIG. 17 is a schematic of one alterative one embodiment of a multi-input comparator with input weights as defined by row 6 of the matrix of Eqn. 3, both with and without equalization.
  • FIG. 18 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 3 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 5 of the matrix of Eqn. 3.
  • FIG. 19 is a schematic of one alterative embodiment of a multi-input comparator with input weights as defined by row 3 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 5 of the matrix of Eqn. 3.
  • FIG. 20 is a schematic of one embodiment of a multi-input comparator with input weights as defined by row 2 of the matrix of Eqn. 3, both with and without equalization. With suitable substitution of wire inputs, it also may be used to embody the comparator of row 4 of the matrix of Eqn. 3.
  • FIG. 21 is a block diagram of one embodiment of a Glasswing 5b6w transmit driver.
  • FIG. 22 is a block diagram of one embodiment of a Glasswing 5b6w 105 transmit driver.
  • FIG. 23 is a flow diagram of a transmission method.
  • FIG. 24 is a flow diagram of a reception method.
  • DETAILED DESCRIPTION
  • FIG. 1 illustrates an embodiment of a communication system in accordance with the invention employing a vector signaling code. Source data to transmitter 110, herein illustrated as S0, S1, S2, S3, S4 enters as a source data word 100 into encoder 112. The size of the source data word may vary and depends on the parameters of the vector signaling code. The encoder 112 generates a codeword of the vector signaling code for which the system is designed. In operation, the codeword produced by encoder 112 is used to control PMOS and NMOS transistors within driver 118, generating two, three, or more distinct voltages or currents on each of the N communication wires 125 of communications channel 120, to represent the N symbols of the codeword. In the embodiment of FIG. 1, the size of the source data word is shown as five bits and the codeword size is six symbols. Thus, communications channel 110 is shown as being comprised of six signal wires 125, each transporting one codeword symbol. One familiar with the encoding arts may also describe this code as having a block length of six (i.e. producing an output word of six symbols) and a code size of 32 (i.e. having 32 distinct codewords, sufficient to encode 5 binary bits of data.)
  • Within communications receiver 130, detector 132 reads the voltages or currents on wires 125, possibly including amplification, frequency compensation, and common mode signal cancellation. In the present example, the received results 140, herein shown as R0, R1, R2, R3, R4, are provided directly by detector 132, without need of optional decoder 138.
  • As will be readily apparent, different codes may be associated with different block sizes and different codeword sizes; for descriptive convenience and without implying limitation, the example of FIG. 1 illustrates a system using an ODVS code capable of encoding five binary bit values for transmission over six wires, a so-called 5b6w code.
  • Depending on which vector signaling code is used, there may be no decoder, or no encoder, or neither a decoder nor an encoder. For example, for the 8b8w code disclosed in [Cronie II], both encoder 112 and decoder 138 exist. On the other hand, for the 5b6w code of the present example, an explicit decoder is unnecessary, as the system may be configured such that detector 132 generates the received results 140 directly.
  • The operation of the communications transmitter 110 and communications receiver 130 have to be completely synchronized in order to guarantee correct functioning of the communication system. In some embodiments, this synchronization is performed by an external clock shared between the transmitter and the receiver. Other embodiments may combine the clock function with one or more of the data channels, as in the well-known Biphase encoding used for serial communications, or other methods described herein.
  • Signaling in a Communications System
  • Signaling is a method of transmitting information over communication channels. Any form of mapping information (typically represented as bits) to physical quantities that are carried on the communication channel is referred to as signaling. In preferred embodiments, information to be conveyed on a communication channel is modulated through a shaped pulse having a real-valued function of finite support. The signals transmitted on the wires are of the form

  • Σi=−∞ +∞ C i P(t−iT)   [Eqn. 1]
  • where Ci is the codeword vector of length N (equal to the number of wires), T is the temporal length of a unit interval (UI) of the pulse representing one transmitted value, and P is a function on the interval [0,T] defining the pulse shape used for modulation. The codewords Ci determine the information sent at every instance. The choice of the set to which the Ci belongs, together with the choice of the mapping between the information bits and the Ci determines the signaling method.
  • Pulse amplitude modulation (PAM) is a method of signaling in which the Ci can take one of the values [−1, −1+2/(X−1), −1+4/(X−1), . . . ,1−4/(X−1), 1−2/(X−1), 1] representing equal amplitude intervals over the allowable signal range. This type of signaling is referred to as PAM-X signaling. Often (but not exclusively), X is a power of 2, and each Ci carries log 2(X) (binary logarithm of X) information bits. In many high-speed SerDes applications, X=2, though values such as X=4, X=8, or X=16 have also been proposed in various standards bodies.
  • It is well known to those of skill in the art that while PAM-X signaling leads to a higher ratio of transmitted bits per unit interval, it is more susceptible to ISI than PAM-2. This is often falsely attributed to the fact that in PAM-X signaling has more possible transition extents (i.e. changes in signal amplitude,) with the different amounts of time needed to traverse these extents leading to the increased ISI. Based on this false premise, it has also often been suggested that any signaling method that uses an alphabet size larger than 2 will suffer from ISI more than PAM-2. However, we subsequently show the alphabet size does not directly impact ISI.
  • A vector signaling code, as described here, is a collection C of vectors of the same dimension N, called codewords, a second collection Λ of vectors of dimension N, called multi-input comparators (MIC's), and a set of “don't cares” wherein each don't care is a pair Ci, λ, with Ci being an element of C and λ being an element of Λ. In operation, the coordinates of the elements of C are bounded, and we choose to represent them by real numbers between −1 and 1.
  • In operation, a codeword is uniquely determined by the vector of the scalar products of that codeword with all the MIC's λ for which Ci, λ is not a don't care. If a pair Ci, λ is not a don't care, we say that Ci is active for MIC λ.
  • An example is provided as follows: the collection C of codewords consists of the 12 vectors obtained from the permutations of the vector (1,0,0,−1), the MIC's are the six vectors
    • (1,−1,0,0), (1,0,−1,0), (1,0,0,−1), (0,1,−1,0), (0,1,0,−1), (0,0,1,−1)
      and the set of don't cares are those pairs of codewords and MIC's such that the scalar product of the MIC with the codeword is zero. In other words, the don't cares are the pairs
    • ((1,0,0,−1), (0,1,−1,0)), ((1,0,−1,0), (0,1,0,−1)), ((1,−1,0,0),(0,0,1,−1)), ((0,1,−1,0),(1,0,0,−1)),
    • ((0,1,0,−1), (1,0,−1,0)), ((0,0,1,−1),(1,−1,0,0)), ((0,0,−1,1),(1,−1,0,0)), ((0,−1,1,0),(1,0,0,−1)),
    • ((0,−1,0,1),(1,0,−1,0)), ((−1,0,0,1),(0,1,−1,0)), ((−1,0,1,0),(0,1,0,−1)), ((−1,1,0,0),(0,0,1,−1)).
  • In the following we will use interchangeably the interpretation of a MIC being defined as a vector, and as a hyper-plane given by the set of all points orthogonal to this vector.
  • The ISI problem is examined from this signaling point of view with the intent to determine how to transfer data in a manner less sensitive to the uncorrected residual ISI in the system. In situations where the detection of signals is achieved using comparisons of signal values to fixed references or to one another, the ISI susceptibility shown to be primarily determined by the signal levels observed at the output of these comparators, rather than by the signal levels observed on the wires themselves. We introduce the concept of the ISI-Ratio, a metric that will help us quantify the effect of the ISI noise as a function of the signaling and the detection methods used. We will use this concept to design vector signaling methods that are robust against ISI noise and will show simulation results confirming this approach.
  • Receivers Using Multi-Input Comparators
  • As described in [Holden I], a practical embodiment of a multi-input comparator or MIC with coefficients a0, a1, . . . , am−1 is a summation circuit that accepts as its input a vector (x0, x1, . . . , xm−1) from a plurality of signal conductors and outputs

  • Result=(a 0 *x 0 + . . . +a m−1 *x m−1)   (Eqn. 2)
  • where (x0 . . . xm−1) is the signal weight vector for the summation circuit. In many embodiments, the desired output is a binary value, thus the value Result is sliced with an analog comparator or other such signal slicer circuit to produce a binary decision output. Because this is a common use case, the colloquial name of this circuit incorporates the term “comparator”, although other embodiments may apply the summation result to a PAM-3 or PAM-4 slicer to obtain ternary or quaternary outputs, or indeed may retain the analog output of Eqn. 2 for further computation.
  • Receivers Described in Matrix Notation
  • Mathematically, the set of multi-input comparators comprising a code receiver may be concisely described using matrix notation, with the columns of the matrix corresponding to consecutive elements of input vector (x0, x1, . . . , xm−1) i.e. the plurality of signal conductor or wire inputs carrying the vector signaling code, and each row of the matrix corresponding to the vector defining a particular multi-input comparator and its output. In this notation, the value of matrix element corresponds to the weight vector or set of scaling factors applied to that column's input values by that row's multi-input comparator.
  • The matrix of Eqn. 3 describes one such set of multi-input comparators comprising a code receiver.
  • 1 1 1 1 1 1 1 - 1 0 0 0 0 1 / 2 1 / 2 - 1 0 0 0 0 0 0 1 - 1 0 0 0 0 1 / 2 1 / 2 - 1 1 / 3 1 / 3 1 / 3 - 1 / 3 - 1 / 3 - 1 / 3 ( Eqn . 3 )
  • In this embodiment, six input wires, represented by the six matrix columns, are processed by five multi-input comparators represented by matrix rows 2-6. For purposes to be subsequently described, the first matrix row is comprised of all “1” values, creating a square 6×6 matrix.
  • As used herein, a matrix M such as that of Eqn. 3 is called “orthogonal” if MT M=D that is, if the product of the matrix and its transpose is a diagonal matrix having non-zero values only on its diagonal. This is a weaker definition than commonly used, where the result is required to be the identity matrix, i.e. having diagonal values equal to 1. Matrix M may be normalized to satisfy the stronger conventional orthogonality requirement, but as will subsequently be described such normalization is neither necessary nor desirable in practice.
  • Functionally, orthogonality requires that the vector of weights in a row representing a multi-input comparator be orthogonal to all other rows, and that each row representing a multi-input comparator sums to zero. As this implies the comparator outputs are also orthogonal (and therefore independent,) they represent distinct communications modes, herein described as “sub-channels” of the Vector Signaling Code communications system.
  • Given this modal interpretation, the initial row of the matrix may be seen to represent the common-mode communications channel over the transmission medium. As it is desirable in a practical system for the receiver to have common-mode rejection, the first row is set to all “1” values, maximizing the common mode contribution of each wire input to this one matrix row. As by definition all rows of the matrix are orthogonal, it follows that no other matrix row (i.e. no receiver output) may then be impacted by common mode signals. Embodiments having such common mode rejection need not implement a physical comparator corresponding to the first row of their descriptive matrix.
  • For avoidance of confusion, it is noted that all data communications in an ODVS system, including the state changes representing signals carried in sub-channels, are communicated as codewords over the entire channel. An embodiment may associate particular mappings of input values to codewords and correlate those mappings with particular detector results, as taught herein and by [Holden I] and [Ulrich I], but those correlations should not be confused with partitions, sub-divisions, or sub-channels of the physical communications medium itself. Similarly, the concept of ODVS sub-channels is not limited by the example embodiment to a particular ODVS code, transmitter embodiment, or receiver embodiment. Encoders and/or decoders maintaining internal state may also be components of embodiments in accordance with the invention. Sub-channels may be represented by individual signals, or by states communicated by multiple signals.
  • [Shokrollahi II] describes methods of constructing orthogonal matrices that may be utilized as described herein.
  • Generating ODVS Codes Corresponding to a Receiver Matrix
  • As described in [Cronie I] and [Cronie II], an Orthogonal Differential Vector Signaling code may be constructed from a generator matrix by multiplication of an input modulation vector of the form (0, a1, a2, . . . an) by the matrix M. In the simplest case, each ai of this vector is the positive or negative of a single value, as example ±1, representing one bit of transmitted information.
  • Given our understanding of M as describing the various communications modes of the system, it may readily be seen that multiplication of the matrix by such an input vector comprises excitation of the various modes by the ai, of that vector, with the zeroth mode corresponding to common mode transmission not being excited at all. It will be obvious to one familiar with the art that transmission energy emitted in the common mode is both unnecessary and wasteful in most embodiments. However, in at least one embodiment in accordance with the invention, a nonzero amplitude for the common mode term is used to provide a nonzero bias or baseline value across the communications channel.
  • It also may be seen that the various codewords of the code generated using this method represent linear combinations of the various orthogonal communication modes. Without additional constraints being imposed (e.g., for purposes of implementation expediency,) this method results in systems capable of communicating N−1 distinct sub-channels over N wires, typically embodied as a N−1 bit/N wire system. The set of discrete codeword values needed to represent the encoded values is called the alphabet of the code, and the number of such discrete alphabet values is its alphabet size.
  • As a further example, the code generated by this method from the matrix of Eqn. 3 is shown in Table 1.
  • TABLE 1
    ±[1, ⅓, −⅓, −1, −⅓, ⅓] ±[1, ⅓, −⅓, ⅓, −1, −⅓]
    ±[⅓, 1, −⅓, −1, −⅓, ⅓] ±[⅓, 1, −⅓, ⅓, −1, −⅓]
    ±[⅓, −⅓, 1, −1, −⅓, ⅓] ±[⅓, −⅓, 1, ⅓, −1, −⅓]
    ±[−⅓, ⅓, 1, −1, −⅓, ⅓] ±[−⅓, ⅓, 1, ⅓, −1, −⅓]
    ±[1, ⅓, −⅓, −1, ⅓, −⅓] ±[1, ⅓, −⅓, ⅓, −⅓, −1]
    ±[⅓, 1, −⅓, −1, ⅓, −⅓] ±[⅓, 1, −⅓, ⅓, −⅓, −1]
    ±[⅓, −⅓, 1, −1, ⅓, −⅓] ±[⅓, −⅓, 1, ⅓, −⅓, −1]
    ±[−⅓, ⅓, 1, −1, ⅓, −⅓] ±[−⅓, ⅓, 1, ⅓, −⅓, −1]
  • As may be readily observed, the alphabet of this code consists of the values +1, +1/3, −1/3, −1, thus this is a quaternary code (e.g. having an alphabet size of four.) This code will subsequently be described herein as the 5b6w or “Glasswing” code, and its corresponding receive matrix of Eqn. 3 as the “Glasswing receiver”.
  • Timing Information on a Sub-Channel
  • As an ODVS communications system must communicate each combination of data inputs as encoded transmissions, and the rate of such encoded transmissions is of necessity constrained by the capacity of the communications medium, the rate of change of the data to be transmitted must be within the Nyquist limit, where the rate of transmission of codewords represents the sampling interval. As one example, a binary clock or strobe signal may be transmitted on an ODVS sub-channel, if it has no more than one clock edge per codeword transmission.
  • An embodiment of an ODVS encoder and its associated line drivers may operate asynchronously, responding to any changes in data inputs. Other embodiments utilize internal timing clocks to, as one example, combine multiple phases of data processing to produce a single high-speed output stream. In such embodiments, output of all elements of a codeword is inherently simultaneous, (absent any logic delay or other implementation constrain,) thus a strobe or clock signal being transported on a sub-channel of the code will be seen at the receiver as a data-aligned clock (e.g. with its transition edges occurring simultaneous to data edges on other sub-channels of the same code.) Methods are well known in the art to convert such a data-aligned clock into a delayed or center-of-eye-aligned clock, suitable for initiating sampling of data sub-channels in combination with the present invention. Such methods may include introduction of a fixed time delay, adjustable time delay, delay-locked loop, etc.
  • ISI-Ratio
  • The ISI-Ratio is a measure of the sensitivity of a signaling scheme to the inter-symbol interference in a communication system. It is in a sense a measure for the deterioration of a signaling scheme due to residual uncorrected ISI.
  • To formalize the above definition, assume that we have N communication wires. At each Unit Interval (called UI in the following), the Encoder picks one out of K possible codewords of length N (based on the bits to be sent) and the drivers create voltages/currents proportional to the coordinate values of the codeword and drive the wires with those values. Without implying limitation, we assume in this example that a rectangular pulse shape Pt is used for the value on each wire. The codewords travel on the channel towards the receiver. On the receiver side, the wire values may pass through an equalizer and possibly a gain stage at the Rx front-end, and these new values are combined in (possibly) multiple linear ways in the comparator network to arrive at a set of decision values. As discussed before, the comparators may take linear combinations of wire values and compare them against fixed references, or against other linear combinations of wire values. The receiver comparator network has M MIC's. The MIC's can be conveniently described as “affine linear forms” on the wire values. In other words, to each MIC is associated a set of coefficients a0, a1, . . . , an In operation, the output of the MIC is the sign of the expression a0+a1x1+ . . . +anxn where x1, . . . , xn are the values on wires 1, . . . , N, respectively, and −a0 is the corresponding reference value. We call the MIC “central” if its reference value is 0. Otherwise we call the MIC non-central. A central MIC is often also written as the vector of the coefficients of its linear form, i.e., as [a0, a1, . . . , an]. Central MIC's can be of two flavors: reference-less MIC's and referenced MIC's. A reference-less MIC is a central MIC for which the sum of its coefficients is zero.
  • For example, in standard differential signaling, the MIC coefficients are simply the pair [+1, −1] with the result compared against 0. This is a central reference-less MIC. In PAM-4 signaling, the same MIC is used, but two of the three MIC's have references. In other words, if the largest signal value is 1 and the smallest signal value is −1, the MIC's are given by the following 3 affine linear forms:

  • x1−x2−2/3,x1−x2,x1−x2+2/3   [Eqn. 4]
  • In general, some of the coefficients of a MIC may be zero, in which case their corresponding inputs are simply discarded.
  • At times, it is advantageous to use a geometric view of a MIC, by considering a MIC as a hyper-plane in the N-dimensional Euclidean space. The MIC is then identified with the set of all vectors that evaluate to 0 for that MIC. For example, for the MIC [1,−1] with reference 0 the hyper-plane is just the line x=y in the two-dimensional Euclidean plane. We will often and interchangeably identify MIC's with their corresponding vectors, or their associated hyper-planes. In this geometric view, a MIC is central if its hyper-plane passes through the origin, and it is non-central if not.
  • Each of the K codewords in the code can be interpreted as points in an N dimensional Euclidean space. The task of the MIC's is to separate the points. A MIC that is not a don't care for two codewords separates the points if the points lie on opposite sides of the hyper-plane corresponding to the MIC.
  • FIGS. 2 and 3 show the case of differential and PAM-4 signaling on two wires sending one and two bits per symbol, respectively. In the case of differential signaling, shown in FIG. 2, the hyper-plane is the line of angle 45 degrees passing through the origin, and the codewords are the points with coordinates (1,−1) and (−1,1). These codewords are separated by the hyper-plane, and they have equal distance from the hyper-plane. For PAM-4 signaling as shown in FIG. 3, the hyper-planes are the line of angle 45 degrees passing through the origin, and the two translations of this line by the vectors (2/3, −2/3) and (−2/3, 2/3). The codewords are the points (1,−1), (1/3,−1/3), (−1/3, 1/3) and (−1,1), all lying on the line perpendicular to the MIC's. As can be seen, the MIC's separate the codewords.
  • We will show new signaling methods designed based on the ISI-Ratio concept. The ISI-Ratio is defined for a MIC λ, with respect to the set C of codewords. Let Δm be the set of codeword indices that are active for MIC m (i.e., they are not don't cares for that MIC). In order to precisely define the ISI-Ratio, we need to distinguish the central MIC's (where the hyper-plane passes through the origin) and non-central MICs (where the hyper-plane does not pass through the origin as in the two MICs in the PAM-4 signaling) separately.
  • ISI-Ratio Calculation for Central MICs
  • Let d(Ck,MICm) be the distance between codeword Ck and the hyper-plane representing MICm. The ISI-Ratio for MICm is defined as:
  • ISIRatio ( m ) = max 1 k K d ( C k , MIC m ) min k Δ m d ( C k , MIC m ) . [ Eqn . 5 ]
  • Geometrically, the ISI-Ratio may be seen to be the ratio of the maximum distance of any active codeword to the MIC hyper-plane, to the minimum distance of any active codeword to the MIC hyper plane. If we compute this quantity for the signaling examples above, we obtain the following numbers:
  • Differential signaling:
  • ISI-Ratio is 1 for the MIC.
  • PAM-4 signaling:
  • ISI-Ratio is 3 for the middle MIC (which is central).
  • These values may be verified by examining the differential signaling case of FIG. 2, where the two codeword points are equidistant from the MIC plane, representing a max/min distance ratio of 1. In the PAM-4 signaling of FIG. 3, a ratio of 3:1 is seen in the distances of the farthest to nearest codeword points to the central MIC plane.
  • Other examples will be presented addressing signaling design based on ISI-Ratio.
  • ISI-Ratio Calculation for Non-Central MICs
  • Let d(Ck,MICm) be the distance between codeword Ck and the hyper-plane representing the referenced MICm. Denote by d0(Ck, MICm) the distance between the codeword Ck and the shifted version of MICm passing through the origin. Then, the ISI-Ratio for the non-central MICm is defined as:
  • ISIRatio ( m ) = max 1 k K d 0 ( C k , MIC m ) min k Δ m d ( C k , MIC m ) . [ Eqn . 6 ]
  • By this formula, the ISI-Ratio for the two non-central MICs of PAM-4 signaling is also equal to 3. Therefore, the ISI-Ratio of all the MICs in a PAM-4 communication system is 3.
  • ISI-Ratio and Horizontal Eye-Opening
  • Each of the k codewords Ck k=1, . . . , K generates a pulse response of its own at the output of MICm which is given by:

  • P m,k(t)=Σrx=1 NMICm(rx) [Σtx=1 N C k(tx)P(t)*h rx,tx(t)]  [Eqn. 7]
  • Under the assumption that there is negligible crosstalk in the system and the channels hi,i(t) are all equal (=h(t)), the pulse response generated by codeword K at the output of MICm is given by:

  • P m,k(t)=[Σi=1 NMICm(i)C k(i)]P h(t)   [Eqn. 8]
  • where Ph(t)=P(t)*h(t) is the pulse response of the system, including all the linear equalizers, MICm(i) is the i-th coordinate of the m-th MIC, and Ck(i) is the i-th coordinate of the codeword Ck. Assuming that the MIC is central and its coefficients are normalized such that their sum of squares is equal to 1, the quantity |Σi=1 NMICm(i)Ck(i)| represents the distance between the codeword K and the central hyper-plane representing MICm. Note that the ISI-Ratio is invariant under nonzero scalar multiplications of the MIC's by arbitrary nonzero real numbers. Therefore, it can be assumed that the vectors representing the MIC's have norm 1 (i.e., the sum of squares of their coefficients is 1).
  • The signal at the output of MICm is the super-position of the pulse responses Pm,k(t) shifted in time by integer multiples of the UI length (=T) and for arbitrary choices of the codewords. Let us assume that t0 is the reference sampling time for the codeword C0. At time t0 we have

  • r m(t 0)=Σk P m,k(t 0 −kT)=Σki=1 NMICm(i)C k(i)]P h(t 0 −kT).   [Eqn. 9]
  • For a central MIC, the receiver eye at the MIC output is closed for the sampling time t in which rm(t) changes sign with respect to its sign at t0. This determines the horizontal opening of the eye at the MIC output. For many communication systems, the goal is to achieve very low detection error rates at the receiver (e.g., less than 10−12) and therefore, it is the worst-case codeword pattern that determines the eye-opening. The worst-case codeword pattern occurs when the codeword to be detected is the closest codeword to the hyper-plane representing MICm (we call it Cmin(m)) and the pre- and post-cursor codewords are at the farthest distance (we call it Cmax(m)) from that hyper-plane. Choosing these codewords, we can write:
  • r m ( t 0 ) = d ( C min ( m ) , MIC m ) P h ( t 0 ) - k d ( C max ( m ) , MIC m ) P h ( t 0 - kT ) = d ( C min ( m ) , MIC m ) [ P h ( t 0 ) - ISIRatio * k P h ( t 0 - kT ) ] [ Eqn . 10 ]
  • By changing the sampling phase t0, the eye closes whenever the term

  • P h(t 0)−ISIRatio*Σk P h(t 0 −kT)   [Eqn. 11]
  • changes sign. The higher the ISI-Ratio for the signaling scheme, the bigger the residual ISI we see from the neighboring codewords and the eye will close sooner. Note that for a given pulse response Ph(t) (determined by the channel, equalizers, transmitter pulse-shape and the baud-rate of the system), the horizontal opening depends only on the ISI-Ratio of the underlying signaling scheme. The higher the ISI-Ratio, the smaller the horizontal opening of the eye.
  • For the case of non-central signaling, it is the distance to the reference of the MIC, denoted by ref(m) that determines the horizontal opening of the eye. Therefore, Eqn. 8 is changed to:
  • r m ( t 0 ) = i = 1 N MIC m ( i ) C min ( i ) - ref ( m ) P h ( t 0 ) - k d ( C max ( m ) , MIC m ) P h ( t 0 - kT ) = d ( C min ( m ) , MIC m ) [ P h ( t 0 ) - ISIRatio * k P h ( t 0 - kT ) ] [ Eqn . 12 ]
  • again showing that the horizontal eye-opening is solely determined by the ISI-Ratio of the underlying MIC.
  • Signaling Design Based on the ISI-Ratio Metric
  • Based on the discussion above, we can design signaling schemes based on the ISI-Ratio concept. For purposes of description, examples are drawn from the domain of wire-line transmission systems, although no limitation is implied.
  • As a first example, we wish to send b bits of information over a channel, thus requiring us to have at least 2b codewords in our signaling scheme. We have also the following considerations in our design:
      • The dimension N is equal to the number of wires (i.e. independent communications elements or sub-channels) in the channel.
      • The codewords have all their coordinates in the range [−1, 1] because of voltage swing constraints at the transmitter.
  • The goal is to find the codewords, the MICs, and the don't care pairs, such that the codewords can be distinguished by these MICs and the maximum ISI-Ratio of the MICs is minimized. As shown in the previous section, the MIC with the highest ISI-Ratio will dominate and the horizontal opening of its corresponding eye will determine the error rate of the entire communication system.
  • In the following examples a 4-wire transmission line is used, with channel characteristics based on the reference channel provide by TE (www.te.com) for 2 wires on a back-plane channel measured for the IEEE 802.3bj standard (found online at www-dot-ieee802.org/3/100GCU/public/channel.html). That described channel response was expanded to a 4 wire channel with crosstalk removed between wires. The baud rate was fixed at 8 GBaud per second. A continuous-time linear equalizer (CTLE) with equalization range between 0 dB to 12 dB and a 3-tap filter at the transmitter were assumed, with equalizer settings optimized to obtain the best horizontal eye openings. The pulse response of the resulting channel is shown in FIG. 4.
  • As examples of common practice signaling methods on this channel, FIG. 12 shows an eye-diagram for NRZ (throughput=4 Gbps/wire, horizontal opening=106.2 psec) and FIG. 13 shows the eye-diagrams for PAM-4 (throughput=8 Gbps/wire, horizontal opening=40.0 psec) signaling.
  • A first embodiment of a vector signaling code design is called P3 signaling, and uses 4 codewords (1, 0, −1), (−1, 0, 1), (0, 1, −1) and (0, −1 , 1) to send 2 bits over 3 wires of the example channel. We consider the two following cases:
  • Case 1: We choose the MICs as (1, −1, 0) and (0, 1, −1). The outputs for the two MICs on the four codewords are the values 1, −1, −1, 1 and 1, −1, 2, −2, respectively. It is obvious from examination that the two MICs can distinguish the 4 codewords from each other. The ISI-Ratio for the first MIC is 1 (horizontal opening=106.2 psec) while the ISI-Ratio for the second MIC is 2 (horizontal opening=60 psec). The throughput is 5.33 Gbps/wire. The eye-diagrams are shown in FIG. 5.
  • Case 2: We choose the MICs as (1, −1, 0) and (1/2, 1/2, −1). The outputs of the second MIC becomes 3/2, −3/2, 3/2, −3/2. The two MICs can still distinguish the codewords but the ISI_Ratio is 1 for both MIC's (horizontal opening=106.2 psec for both MICs). The throughput is 5.33 Gbps/wire. The eye-diagrams are shown in FIG. 6.
  • This example confirms that MICs with the same ISI-Ratio on the same channel under the same clock rate lead to approximately the same horizontal eye openings, and that the right choice of the MICs is crucial for the signal integrity of the transmission system.
  • A second embodiment of a signaling design utilizes linear coding; that is, the signaling scheme is defined by means of a matrix-vector product. The vector contains the bits to be transmitted and the matrix defines the transformation applied to the bits in order to generate the codewords. In this scheme, one can in principle send N−1 bits over N wires. The vector representing the bits is of the form (0, ±1, ±1, . . . , ±1). The coding matrix has the first row as all ones and the other N−1 rows are orthogonal to first row and span the remaining (N−1)-dimensional subspace; thus, this is an orthogonal matrix as previously described herein. The MIC coefficients are found simply from the corresponding N−1 columns of the inverse of the coding matrix.
  • An interesting property of the linear coding scheme based on an orthogonal matrix is that the output of all the MICs are simply of the form ±1 and therefore the ISI-Ratio is guaranteed to be 1. As will be seen, this guarantee has a profound effect on communications system performance using such codes.
  • In a further embodiment, we can make use of the P3 code above and build the following Glasswing coding matrix to send 5 bits over 6 wires:
  • S · A = w where A = [ 1 1 1 1 1 1 1 - 1 0 0 0 0 1 1 - 2 0 0 0 0 0 0 1 - 1 0 0 0 0 1 1 - 2 1 1 1 - 1 - 1 - 1 ] [ Eqn . 13 ]
  • and S=a row vector of information bits [0, S0, S1, S2, S3, S4] representing antipodal weights (e.g., ±1 for logic bits 0, 1, or alternatively ±1/3), and w is the codeword vector to be transmitted [w0, w1, w2, w3, w4, w5]. If antipodal weights of ±1 are used, then the transmitted codewords may then be normalized by a factor of 1/3 to result in codewords having a quaternary alphabet of {±1/3, ±1}. Furthermore, because of the selection of the sub-channel code words of equation 13, the linear combinations of the sub-channel codes that form the codewords that are ultimately transmitted will provide a reduced alphabet of codeword elements. That is, at least one of the sub-channel code vectors has a non-normalized magnitude and wherein the row-wise linear combinations of the reduced-alphabet provide a reduced alphabet. It may be observed that sub-channel code vectors having three non-zero elements comprise a first non-zero element twice as large as each of a second non-zero element and a third non-zero element, and a position of the first non-zero element is aligned to where only one other sub-channel codeword vector has a non-zero element.
  • The inverse matrix whose columns define the MIC coefficients is simply the transpose of the matrix A of Eqn. 13 with appropriate normalization, and was previously described as Eqn. 3. The throughput is 6.66 Gbps/wire. The eye-diagrams of this scheme are shown in FIG. 7A through FIG. 7E. The horizontal opening is 106.2 psec for all the MICs. The five bit over six wire or 5b6w code of Eqn. 13, MIC matrix of Eqn. 3, and codewords of Table 1 will herein be called the “Glasswing” code.
  • A third embodiment of a signaling design also utilizes linear coding and is called Ensemble-NRZ or ENRZ. A full description of ENRZ may be found in [Cronie I]. ENRZ has 8 codewords of the form ±perm(1, −1/3, −1/3, −1/3) where “perm” means all the permutations of the coefficients, and 3 MICs of the form (1/2, −1/2, 1/2, −1/2), (1/2, 1/2, −1/2, −1/2) and (1/2, −1/2, −1/2, 1/2), and can send 3 bits over 4 wires per unit interval. The coding matrix is a scaled version of the 4×4-Hadamard matrix:
  • A = 1 3 [ 1 1 1 1 1 - 1 1 - 1 1 1 - 1 - 1 1 - 1 - 1 1 ] [ Eqn . 14 ]
  • The scale factor 1/3 is chosen so that the final values are constrained to be between −1 and 1. The throughput is 6 Gbps/wire. The eye-diagrams for ENRZ signaling are shown in FIGS. 8A through 8C. The horizontal opening is 106.2 psec for the three MICs.
  • A fourth embodiment is a vector-signaling code design having the property of containing different MICs with different ISI-Ratios as well as non-active codewords for the MICs. This category of codes allows the designer to provide codes with fewer number of MICs compared to the codes with the same throughput and all ISI-Ratios equal. Moreover, as we see in the following examples, the MICs with smaller ISI-Ratio are generally ones that make the linear combination on more wires compared to the MICs with higher ISI-Ratios. Since these MICs provide more horizontal opening, this property makes these MICs more tolerant to higher skew when more wires are involved in the linear combination. An example of this design strategy is drawn from [Shokrollahi I], which describes a code having 24 codewords of the form ±(perm(1,1,0,−1)|−1) where “perm” means all the permutations of the coefficients. This code can send 4.5 bits over 5 wires in each unit interval. There are 7 MICs in this scheme, the first 6 are all the pairwise comparisons between the first four wires and all have ISI-Ratio 2. The last MIC has coefficients (1/4, 1/4, 1/4, 1/4, −1) and has ISI-Ratio 1. The throughput is 7.2 Gbps/wire. The eye-diagrams in s 9A and 9B show the wider horizontal opening of the last MIC (FIG. 9B, horizontal opening=106.2 psec) compared to the pairwise comparator MICs with higher ISI-Ratios (FIG. 9A, horizontal opening=62.5 psec).
  • The final example embodiment is a code that sends 8 bits over 8 wires using 13 MICs. The codewords are of the form±(perm(1,1,0,−1)|perm(−1,−1,0,1)) where “perm” means all the permutations of the coefficients. The MIC's are 6 pairwise comparators on the first four wires, 6 pairwise comparators on the second four wires, and one MIC (1,1,1,1,−1,−1,−1,−1)/4. The last input MIC has ISI ratio of 1 while each of the pairwise comparator MICs has an ISI-Ratio of 2. The throughput is 8 Gbps/wire. The eye-diagrams are shown in FIGS. 10A and 10B. The MIC with ISI-Ratio 1 has horizontal opening of 106.2 psec (FIG. 10B) while the other MICs with ISI-Ratio 2 has horizontal opening of 62.5 psec (FIG. 10A).
  • To allow direct comparison of these embodiments, we calculate the horizontal eye openings for the previously described ENRZ, NRZ and PAM-4 signaling schemes and then plot the relationship of horizontal eye opening as a function of the throughput. The throughput values are normalized for comparison purposes, as the required baud rate to obtain the same throughput differ for each of these signaling schemes.
  • The result is shown in the graph of FIG. 11. Comparing NRZ and ENRZ, the ISI-Ratio of both is equal to 1 while the baud rate of ENRZ is 2/3 that of NRZ. Comparing PAM4 and ENRZ, the baud rate of ENRZ is 4/3 of PAM4, but its ISI-Ratio is 3 times smaller. Thus, the embodiment having the lowest ISI-Ratio, ENRZ with its ISI-Ratio of 1, is the overall winner across the throughput range, illustrating that low ISI-Ratio is a predictor of good communications system performance
  • Normalizing Sub-Channel Gain
  • Performing a numerical analysis of the codes of Table 1 and the receiver defined by the matrix of Eqn. 3, it may be observed that comparators defined by matrix rows 1, 3, and 5 produce output values of ±2/3, whereas the comparators defined by matrix rows 2 and 4 produce output values of ±1. The loss in vertical eye opening compared to differential signaling is therefore 20*log10(3)=˜9.5 dB. This output level variation is the result of our loosened definition of orthogonality for the receive matrix, as the non-unity values of the diagonal MTM=D represent non-unity gains for the corresponding sub-channels. As will be apparent to one familiar with the art, normalizing the matrix (i.e. scaling its elements such that the diagonal values are 1), will result in a system having constant unity gain across all sub-channels. However, such known normalization methods may lead to suboptimal embodiments as the large number of distinct normalized coefficient values, in many cases including irrational values, are difficult to embody in a practical system.
  • At least one embodiment retains the unnormalized matrix as exemplified by Eqn. 3 with its convenient-to-implement coefficient values, and instead compensates for the variation of sub-channel amplitude by modifying the input signal amplitudes modulating the various sub-channel. For example, a hypothetical system having eight sub-channels of unity gain and one sub-channel of 0.8 gain will ultimately be SNR limited by the latter output. Thus, increasing the last sub-channel's transmission input to {+1.2, −1.2} rather than {+1, −1} will bring up the corresponding channel output. Alternatively, decreasing all other sub-channel inputs to {+0.8, −0.8} will lower the corresponding channel outputs, such that all channels have equal output levels with less transmit power required.
  • This compensation technique is not without cost, however. As taught by [Shokrollahi IV], modifying the input vector in this manner leads to an increase in the alphabet size needed (and thus, the number of discrete signal levels the transmitter must generate) to communicate the codewords over the channel. [Shokrollahi IV] teaches numeric methods to select suitable modulation amplitudes that result in closer matching of sub-channel outputs with minimal expansion of the required alphabet size.
  • Applying the procedure taught by [Shokrollahi IV], the optimal initial code set for Glasswing is calculated to be (0, ±3/8, ±1/4, ±3/8, ±1/4, ±3/8) with the corresponding code having an alphabet of size 10 given by (1, 7/8, 1/2, 1/4, 1/8, −1/8, −1/4, −1/2, −7/8, −1). The resulting codewords are shown in Table 2, with the new code herein called the 5b6w 105 code. One embodiment of a driver generating these signal levels is shown as FIG. 22. Each driver slice 1010 produces one wire output signal, with multiple driver elements on each slice being enabled in combination so as to produce the 10 distinct output levels required.
  • TABLE 2
    ±[1, ¼, −⅛, ¼, −½, −⅞] ±[1, ¼, −⅛, −¼, −1, ⅛]
    ±[¼, 1, −⅛, ¼, −½, −⅞] ±[¼, 1, −⅛, −¼, −1, ⅛]
    ±[½, −¼, ⅞, ¼, −½, −⅞] ±[½, −¼, ⅞, −¼, −1, ⅛]
    ±[−¼, ½, ⅞, ¼, −½, −⅞] ±[−¼, ½, ⅞, −¼, −1, ⅛]
    ±[1, ¼, −⅛, −½, ¼, −⅞] ±[1, ¼, −⅛, −1, −¼, ⅛]
    ±[¼, 1, −⅛, −½, ¼, −⅞] ±[¼, 1, −⅛, −1, −¼, ⅛]
    ±[½, −¼, ⅞, −½, ¼, −⅞] ±[½, −¼, ⅞, −1, −¼, ⅛]
    ±[−¼, ½, ⅞, −½, ¼, −⅞] ±[−¼, ½, ⅞, −1, −¼, ⅛]
  • With this code all comparators as in Eqn. 3 produce output values of ±3/4. The increase in vertical eye opening compared to the unmodified 5b6w code is 20*log10((3/4)/(2/3))=˜1 dB. The termination power of 5b6w 105 is about 88% of the termination power of the unmodified 5b6w code, so even at a smaller termination power, 5b6w105 leads to a fractionally improved vertical eye opening. However, the implementation cost to obtain this improvement is the added complexity within the transmitter to encode data into an internal representation capable of selecting among ten rather than four symbol values per wire, and line drivers capable of generating ten discrete output levels rather than four. Such a transmitter embodiment would be fully compatible with any Glasswing receiver defined by the matrix of Eqn. 3, and would require less line driver power than an unmodified 5b6w transmit driver. Because of this generally disadvantageous cost/benefit tradeoff, most embodiments of Glasswing transmitters are expected to utilize unmodified 5b6w signal levels; where they are cost-effective, alternative embodiments incorporating the 5b6w 105 modifications may transparently be interchanged and/or interoperate with unmodified ones.
  • Basic Glasswing Receiver
  • An embodiment of the Glasswing receiver as defined by the matrix of Eqn. 3 is shown in FIG. 14. The six input wires are w0 through w5, and the five sub-channel outputs are S0 through S5. In the drawing convention used here, each of the inputs of the multiple-input comparators 210 through 250 is identified by a weight, representing the relative contribution of that input to the final result output, as defined by the matrix rows of Eqn. 3 defining each MIC. Thus, 210 and 230 may be seen to be conventional dual input differential comparators, each having one positive and one negative input of equal and opposite weight. Comparators 220 and 240 each have two positive inputs each contributing one half to the total positive value, and one input contributing the entire negative value. Comparator 250 has three inputs each contributing one third to the total positive value, and three inputs each contributing one third to the total negative value.
  • Embodiments of the five multi-input comparators corresponding to rows two through six of the matrix of Eqn. 3 may use the expanded differential pair design of [Holden I] or the alternative design of [Ulrich I]. In some embodiments, Continuous-Time Linear Equalization (CTLE) is also incorporated in the multi-wire comparator stage. Transistor-level schematics of such embodiments suitable for use with Glasswing are described in [Shokrollahi IV] and provided as examples herein as FIGS. 16 through 20. Each design is shown both with and without integrated CTLE and where applicable, alternative embodiments are illustrated.
  • The embodiment of FIG. 16 or its alternative embodiment of FIG. 17 is suitable for use as comparator 250 of FIG. 14. The embodiment of FIG. 18 or its alternative embodiment of FIG. 19 is suitable for use as comparator 220, and with the obvious substitution of inputs w0, w1, and w2 with w3, w4, and w5, for use as comparator 240. The embodiment of FIG. 20 is suitable for use as comparator 210, and with the same substitution of inputs, for comparator 230.
  • In general, Decision Feedback Equalization (DFE) techniques are not required in a typical Glasswing embodiment, where the channel length is typically small and signal propagation characteristics good. No limitation is implied, however, as DFE and other known art methods may be combined in a straightforward manner with the described invention. In at least some such embodiments, DFE is performed not on the received wire signals, but instead on the sub-channels. In such configurations, the DFE history and correction computations may be performed on binary signal values, rather than on quaternary (for 5b6w) or decinary (for 5b6w 105) wire signals, as would be required where DFE is performed directly on wire signals.
  • Glasswing Transmitter
  • A variety of known art solutions may be applied to a Glasswing transmitter, depending on the specific characteristics of the communications channel and the process used for fabricating the semiconductor devices. Extremely short and/or moderate data rate Glasswing channels may utilize high impedance “CMOS-like” point-to-point interconnections, which are optimally driven using conventional voltage-mode drivers. Higher speed and/or longer channels having matched impedance terminations may preferably be driven using current-mode drivers.
  • It will be apparent to one skilled in the art that the required multilevel output drivers represent a specialized instance of Digital-to-Analog (D/A) conversion, a well-known field in the art. Thus, the corpus of known methods of D/A conversion, including those based on resistive chains, resistive ladders, summation of regulated voltages or currents, or selection among regulated voltages or currents, may be used in association with the present invention. Regulation may be to absolute values, such as a predetermined voltage or current, or may be relative or proportional to a provided level such as the integrated circuit supply voltage.
  • One embodiment of a resistive source terminated driver for a 5b6w transmitter using the teachings of [Ulrich III] is shown in FIG. 21. Each driver slice 910 produces one wire output signal, with multiple driver elements on each slice being enabled in combination so as to produce the four distinct output levels which must be generated by the transmitter, representing the codeword alphabet of +1, +1/3, −1/3, and −1 symbols. Thus, as will be obvious to one familiar with the art, the output of Encoder in FIG. 21 is comprised of at least two binary selector signals per driver slice 910, allowing selection of output values representing at least the alphabet of four symbols per wire. Larger alphabets may be utilized as previously described for optimization of Glasswing receive channel gain by utilizing modified modulation values, at the cost of additional transmitter complexity such as wider sets of selector signals between the Encoder and the wire drivers to enable selection of output values representing at least the larger alphabet set. One embodiment of a driver generating multiple signal levels is shown as FIG. 22.
  • Known transmission driver equalization techniques such as Finite Impulse Response filtering may be used in combination with Glasswing, as required by the particular channel characteristics and system design goals of the embodiment.
  • In one embodiment, a method 2300 is described with respect to FIG. 23. At block 2302 a set of information bits is received. At block 2304, a reduced-alphabet codeword vector is generated with an encoder. The encoder forms a weighted sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits. In various embodiments, the encoder is an orthogonal encoding logic circuit, and it generates a reduced-alphabet codeword vector by mapping the received set of information bits to a respective reduced-alphabet codeword vector and outputting a reduced-alphabet codeword vector selector signal. The selector signal may then be provided to the plurality of line drivers. Each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding current or voltage representing the reduced-alphabet codeword vector element. As described previously, the sub-channel code vectors form a reduced-alphabet weight matrix, and they are also are mutually orthogonal and orthogonal to a common mode vector.
  • At block 2306, the reduced-alphabet codeword vector is transmitted using a plurality of line drivers. In particular, the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers. In some embodiments, the reduced-alphabet codeword vector elements are selected from the normalized set of elements {+1, +1/3, −1/3, −1}.
  • The method 2300 may be used with a system having five sub-channel vectors, for use with a six-wire multi-wire communication bus. The antipodal weights are selected from the normalized set of elements {+1, −1}. Alternative methods may modulate an antipodal weight of at least one sub-channel according to a clock signal. Further, in some embodiments, a voltage offset may be modeled as including a constant weight applied to the common mode sub-channel vector.
  • A method 2400 will be described with respect to FIG. 24. At block 2402, a set of signals is received over a multi-wire communications bus. The set of signals represents a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors. At block 2404 a plurality of sub-channel multi-input comparators generates a plurality of sub-channel output signals. Each multi-input comparator of the plurality of multi-input comparators implements an input weight vector corresponding to a sub-channel code vector, and outputs an antipodal output signal. At block 2406, a set of information bits is determined based on the respective antipodal output signals, such as by slicing the antipodal output signals with respect to a reference value. In one embodiment, the reduced-alphabet codeword vector elements are from the normalized set of elements {+1, +1/3, −1/3, −1}, and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • Glasswing with Embedded Clock
  • The embodiment of FIG. 15 utilizes the basic Glasswing receiver of FIG. 14, further incorporating an embedded clock signal carried by one sub-channel. Typically, when embedding a clock in a sub-channel, the highest-amplitude channel is chosen to carry the clock, as taught by [Shokrollahi III]. As a general design practice, this choice generally results in the clock channel having the best SNR, and thus the cleanest output results.
  • However, with the modest gain variations seen across the various Glasswing channels in actual embodiments, there is no significant practical motivation to select a particular sub-channel for the clock based on that criterion. In the embodiment of FIG. 15, the sub-channel defined by the bottom row of the matrix of Eqn. 3 is designated to carry the clock, as its symmetry and delay characteristics in a practical embodiment were found to be conducive to integration with the delay-and-sample behavior of conventional clock/data recovery circuits. One example of such a circuit is shown as 380, being comprised of clock edge detector 382; a fixed, adjustable, or DLL-controlled time delay 385, and sample-and-hold or equivalent data samplers 388.
  • Embodiments
  • In one embodiment, a method comprises: receiving a set of information bits; generating a reduced-alphabet codeword vector with an encoder by forming a weighted sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and, transmitting the reduced-alphabet codeword vector using a plurality of line drivers, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
  • In one embodiment, the encoder is an orthogonal encoding logic circuit, and generating a reduced-alphabet codeword vector comprises mapping the received set of information bits to a respective reduced-alphabet codeword vector and outputting a reduced-alphabet codeword vector selector signal.
  • In one embodiment, the reduced-alphabet codeword vector selector signal is provided to the plurality of line drivers, and wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
  • In one embodiment, at least one of the sub-channel code vectors has a non-normalized magnitude and wherein the row-wise linear combinations of the reduced-alphabet provide a reduced alphabet.
  • In one embodiment, the reduced-alphabet codeword vector elements are selected from the normalized set of elements {+1, +1/3, −1/3, −1}. There are five sub-channel vectors, and the multi-wire communication bus comprises six wires.
  • In one embodiment, the antipodal weights are selected from the normalized set of elements {+1, −1}. In one embodiment, an antipodal weight of at least one sub-channel is modulated according to a clock signal.
  • In one embodiment, a non-modulated common mode sub-channel vector is included to provide a voltage offset.
  • In one embodiment, sub-channel code vectors having three non-zero elements comprise a first non-zero element twice as large as each of a second non-zero element and a third non-zero element, and a position of the first non-zero element is aligned to where only one other sub-channel codeword vector has a non-zero element.
  • In one embodiment, a method comprises: receiving a set of signals over a multi-wire communications bus, the set of signals representing a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors; generating a plurality of sub-channel output signals using a plurality of sub-channel multi-input comparators, each multi-input comparator of the plurality of multi-input comparators implementing an input weight vector corresponding to a sub-channel code vector, and outputting an antipodal output signal; determining a set of information bits from the respective antipodal output signals.
  • In one embodiment, the method may determine the set of information bits is done using a plurality of signal slicers. In one embodiment, the reduced-alphabet codeword vector elements are from the normalized set of elements {+1, +1/3, −1/3, −1}, and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • In one embodiment, an apparatus comprises: a plurality of signal conductors for receiving a set of information bits; an encoder connected to the signal conductors for generating a reduced-alphabet codeword vector by forming a sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and a plurality of line drivers for transmitting the reduced alphabet codeword vector, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
  • In one embodiment, the encoder further comprises a logic circuit that maps the received set of information bits to a respective reduced-alphabet codeword vector and ouputs a reduced-alphabet codeword vector selector signal.
  • In one embodiment, the apparatus includes wire connections for providing the reduced-alphabet codeword vector selector signal to the plurality of line drivers, wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
  • In one embodiment, the encoder is configured to produce a reduced-alphabet comprising a set of elements {+1, +1/3, −1/3, −1}. The multi-wire communications bus comprises six wires to transmit a set of five sub-channel code vectors. In one embodiment, the encoder is configured to select the antipodal weights from a set of elements {+1,−1}.
  • The encoder is configured to modulate at least one sub-channel code vector according to a clock signal. The encoder is configured to provide a voltage offset by providing a non-modulated common mode sub-channel vector.
  • In one embodiment, an apparatus comprises: a multi-wire communications bus configured to receive a set of signals, the set of signals representing a reduced-alphabet codeword vector formed from an antipodal-weighted sum of sub-channel code vectors; a plurality of sub-channel multi-input comparators, each multi-input comparator of the plurality of multi-input comparators implementing an input weight vector corresponding to a sub-channel code vector, and outputting an antipodal output signal; a plurality of signal slicers configured to determine a set of information bits from the respective antipodal output signals.
  • In one embodiment, the apparatus may receive a reduced-alphabet codeword vector elements selected from the normalized set of elements {+1, +1/3, −1/3, −1}, and there are five sub-channel multi-input comparators, and the multi-wire communication bus comprises six wires.
  • In a further embodiment, a diagnostic tool is provided using a method comprising: receiving a plurality of candidate codewords; calculating a ratio for each of a plurality of multi-input comparators, of the maximum distance of an active codeword to a multi-input comparator hyperplane passing through the origin and the minimum distance of an active codeword to the multi-input comparator hyperplane passing through the origin; and exporting the ratio for each central multi-input comparator for analysis. Furthermore, the hyperplane may contain an offset and is shifted, and the ratio is the maximum distance of an active codeword to the shifted hyperplane to the minimum distance of an active codeword to the shifted hyperplane.
  • The examples presented herein illustrate the use of vector signaling codes for point-to-point wire communications. For purposes of explanation, interconnection between a first transmitting device and a second receiving device have been described as unidirectional signaling networks. However, this should not been seen in any way as limiting the scope of the described invention. The methods disclosed in this application are equally applicable to networks capable of alternating signaling direction (i.e. half duplex), or of providing simultaneous communication between separate transmitters and receivers in both directions (i.e. full duplex.) Similarly, more than one instance of the described invention may be used essentially in parallel to communicate wider data words and/or provide higher overall communication bandwidth, with individual instances having individual embedded clocks, or two or more instances sharing a common clock. Other communication media including optical and wireless communications may similarly be used rather than the described wire interconnections. Thus, descriptive terms herein such as “voltage” or “signal level” should be considered to include equivalents in other measurement systems, such as “optical intensity”, “RF modulation”, etc. As used herein, the term “physical signal” includes any suitable behavior and/or attribute of a physical phenomenon capable of conveying information. Physical signals may be tangible and non-transitory.

Claims (18)

We claim:
1. A method comprising:
receiving a set of information bits;
generating a reduced-alphabet codeword vector with an encoder by forming a weighted sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and,
transmitting the reduced-alphabet codeword vector using a plurality of line drivers, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
2. The method of claim 1 wherein the encoder is an orthogonal encoding logic circuit, and wherein generating a reduced-alphabet codeword vector comprises mapping the received set of information bits to a respective reduced-alphabet codeword vector and outputting a reduced-alphabet codeword vector selector signal.
3. The method of claim 2 wherein the reduced-alphabet codeword vector selector signal is provided to the plurality of line drivers, and wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
4. The method of claim 1 wherein at least one of the sub-channel code vectors has a non-normalized magnitude and wherein the row-wise linear combinations of the reduced-alphabet provide a reduced alphabet.
5. The method of claim 1, wherein the reduced-alphabet codeword vector elements are selected from the normalized set of elements {+1, +1/3, −1/3, −1}.
6. The method of claim 1 wherein there are five sub-channel vectors, and the multi-wire communication bus comprises six wires.
7. The method of claim 1 wherein the antipodal weights are selected from the normalized set of elements {+1, −1}.
8. The method of claim 1 wherein an antipodal weight of at least one sub-channel is modulated according to a clock signal.
9. The method of claim 1 wherein a non-modulated common mode sub-channel vector is included to provide a voltage offset.
10. The method of claim 1 wherein sub-channel code vectors having three non-zero elements comprise a first non-zero element twice as large as each of a second non-zero element and a third non-zero element, and a position of the first non-zero element is aligned to where only one other sub-channel codeword vector has a non-zero element.
11. An apparatus comprising:
a plurality of signal conductors for receiving a set of information bits;
an encoder connected to the signal conductors for generating a reduced-alphabet codeword vector by forming a sum of sub-channel code vectors wherein a weighting of each sub-channel code vector is based in part on a corresponding antipodal weight determined by a corresponding information bit in the set of received bits, and wherein the sub-channel code vectors form a reduced-alphabet weight matrix, and are mutually orthogonal and orthogonal to a common mode vector; and
a plurality of line drivers for transmitting the reduced alphabet codeword vector, wherein the reduced-alphabet codeword vector comprises a plurality of reduced-alphabet codeword vector elements, and each reduced-alphabet codeword vector element is transmitted on a wire of a multi-wire communication bus by a respective one of the plurality of line drivers.
12. The apparatus of claim 11, wherein the encoder further comprises a logic circuit that maps the received set of information bits to a respective reduced-alphabet codeword vector and outputs a reduced-alphabet codeword vector selector signal.
13. The apparatus of claim 12, further comprising wire connections for providing the reduced-alphabet codeword vector selector signal to the plurality of line drivers, wherein each line driver of the plurality of line drivers uses a portion of the reduced-alphabet codeword vector selector signal to output a corresponding a current or voltage representing the reduced-alphabet codeword vector element.
14. The apparatus of claim 11, wherein the encoder is configured to produce a reduced-alphabet comprising a set of elements {+1, +1/3, −1/3, −1}.
15. The apparatus of claim 14, wherein the multi-wire communications bus comprises six wires to transmit a set of five sub-channel code vectors.
16. The apparatus of claim 11, wherein the encoder is configured to select the antipodal weights from a set of elements {+1,−1}.
17. The apparatus of claim 11, wherein the encoder is configured to modulate at least one sub-channel code vector according to a clock signal.
18. The apparatus of claim 11, wherein the encoder is configured to provide a voltage offset by providing a non-modulated common mode sub-channel vector.
US14/612,241 2014-02-02 2015-02-02 Method for code evaluation using ISI ratio Active US9100232B1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US14/612,241 US9100232B1 (en) 2014-02-02 2015-02-02 Method for code evaluation using ISI ratio
US14/816,899 US9258154B2 (en) 2014-02-02 2015-08-03 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US15/019,868 US10348436B2 (en) 2014-02-02 2016-02-09 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US16/504,440 US11025359B2 (en) 2014-02-02 2019-07-08 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US17/336,082 US11683113B2 (en) 2014-02-02 2021-06-01 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US18/337,934 US20230336266A1 (en) 2014-02-02 2023-06-20 Method and apparatus for low power chip-to-chip communications with constrained isi ratio

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201461934804P 2014-02-02 2014-02-02
US14/612,241 US9100232B1 (en) 2014-02-02 2015-02-02 Method for code evaluation using ISI ratio

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/816,899 Continuation US9258154B2 (en) 2014-02-02 2015-08-03 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Publications (2)

Publication Number Publication Date
US9100232B1 US9100232B1 (en) 2015-08-04
US20150222458A1 true US20150222458A1 (en) 2015-08-06

Family

ID=52544575

Family Applications (6)

Application Number Title Priority Date Filing Date
US14/612,241 Active US9100232B1 (en) 2014-02-02 2015-02-02 Method for code evaluation using ISI ratio
US14/816,899 Active US9258154B2 (en) 2014-02-02 2015-08-03 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US15/019,868 Active 2035-06-21 US10348436B2 (en) 2014-02-02 2016-02-09 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US16/504,440 Active 2035-03-12 US11025359B2 (en) 2014-02-02 2019-07-08 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US17/336,082 Active 2035-04-02 US11683113B2 (en) 2014-02-02 2021-06-01 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US18/337,934 Pending US20230336266A1 (en) 2014-02-02 2023-06-20 Method and apparatus for low power chip-to-chip communications with constrained isi ratio

Family Applications After (5)

Application Number Title Priority Date Filing Date
US14/816,899 Active US9258154B2 (en) 2014-02-02 2015-08-03 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US15/019,868 Active 2035-06-21 US10348436B2 (en) 2014-02-02 2016-02-09 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US16/504,440 Active 2035-03-12 US11025359B2 (en) 2014-02-02 2019-07-08 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US17/336,082 Active 2035-04-02 US11683113B2 (en) 2014-02-02 2021-06-01 Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US18/337,934 Pending US20230336266A1 (en) 2014-02-02 2023-06-20 Method and apparatus for low power chip-to-chip communications with constrained isi ratio

Country Status (6)

Country Link
US (6) US9100232B1 (en)
EP (2) EP3100424B1 (en)
JP (3) JP6317474B2 (en)
KR (1) KR102299815B1 (en)
CN (2) CN105993151B (en)
WO (1) WO2015117102A1 (en)

Cited By (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150341133A1 (en) * 2014-05-20 2015-11-26 The United States Of America As Represented By The Secretary Of The Navy Wireless Polarization Modulation Method Using Polarization Shift Keying and Hadamard Multiplexing
WO2017091715A1 (en) * 2015-11-25 2017-06-01 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
US9692555B2 (en) 2010-05-20 2017-06-27 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US9691450B1 (en) 2012-05-14 2017-06-27 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
US9806761B1 (en) 2014-01-31 2017-10-31 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
US9825723B2 (en) 2010-05-20 2017-11-21 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US9832046B2 (en) 2015-06-26 2017-11-28 Kandou Labs, S.A. High speed communications system
US9838017B2 (en) 2010-05-20 2017-12-05 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communcations interface
US9838234B2 (en) 2014-08-01 2017-12-05 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US9893911B2 (en) 2014-07-21 2018-02-13 Kandou Labs, S.A. Multidrop data transfer
US9900186B2 (en) 2014-07-10 2018-02-20 Kandou Labs, S.A. Vector signaling codes with increased signal to noise characteristics
US9917711B2 (en) 2014-06-25 2018-03-13 Kandou Labs, S.A. Multilevel driver for high speed chip-to-chip communications
US20180083809A1 (en) * 2016-09-16 2018-03-22 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US9985634B2 (en) 2010-05-20 2018-05-29 Kandou Labs, S.A. Data-driven voltage regulator
US9985745B2 (en) 2013-06-25 2018-05-29 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US10003454B2 (en) 2016-04-22 2018-06-19 Kandou Labs, S.A. Sampler with low input kickback
US10003424B2 (en) 2014-07-17 2018-06-19 Kandou Labs, S.A. Bus reversible orthogonal differential vector signaling codes
US10020966B2 (en) 2014-02-28 2018-07-10 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US10057049B2 (en) 2016-04-22 2018-08-21 Kandou Labs, S.A. High performance phase locked loop
US10056903B2 (en) 2016-04-28 2018-08-21 Kandou Labs, S.A. Low power multilevel driver
US10091035B2 (en) 2013-04-16 2018-10-02 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
US10164809B2 (en) 2010-12-30 2018-12-25 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication
US10200188B2 (en) 2016-10-21 2019-02-05 Kandou Labs, S.A. Quadrature and duty cycle error correction in matrix phase lock loop
US10200218B2 (en) 2016-10-24 2019-02-05 Kandou Labs, S.A. Multi-stage sampler with increased gain
US10203226B1 (en) 2017-08-11 2019-02-12 Kandou Labs, S.A. Phase interpolation circuit
US10243614B1 (en) 2018-01-26 2019-03-26 Kandou Labs, S.A. Method and system for calibrating multi-wire skew
US10326623B1 (en) 2017-12-08 2019-06-18 Kandou Labs, S.A. Methods and systems for providing multi-stage distributed decision feedback equalization
US10333749B2 (en) 2014-05-13 2019-06-25 Kandou Labs, S.A. Vector signaling code with improved noise margin
US10333741B2 (en) 2016-04-28 2019-06-25 Kandou Labs, S.A. Vector signaling codes for densely-routed wire groups
US10348436B2 (en) 2014-02-02 2019-07-09 Kandou Labs, S.A. Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US10355852B2 (en) 2016-08-31 2019-07-16 Kandou Labs, S.A. Lock detector for phase lock loop
US10355756B2 (en) 2010-04-30 2019-07-16 ECOLE POLYTECHNIQUE FéDéRALE DE LAUSANNE Orthogonal differential vector signaling
US10372665B2 (en) 2016-10-24 2019-08-06 Kandou Labs, S.A. Multiphase data receiver with distributed DFE
US10468078B2 (en) 2010-05-20 2019-11-05 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication
US10467177B2 (en) 2017-12-08 2019-11-05 Kandou Labs, S.A. High speed memory interface
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
US10666297B2 (en) 2017-04-14 2020-05-26 Kandou Labs, S.A. Pipelined forward error correction for vector signaling code channel
US10686583B2 (en) 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US10693473B2 (en) 2017-05-22 2020-06-23 Kandou Labs, S.A. Multi-modal data-driven clock recovery circuit
US10693587B2 (en) 2017-07-10 2020-06-23 Kandou Labs, S.A. Multi-wire permuted forward error correction
US10693688B2 (en) 2017-12-28 2020-06-23 Kandou Labs, S.A. Synchronously-switched multi-input demodulating comparator
US11240076B2 (en) 2014-05-13 2022-02-01 Kandou Labs, S.A. Vector signaling code with improved noise margin
US11831472B1 (en) 2022-08-30 2023-11-28 Kandou Labs SA Pre-scaler for orthogonal differential vector signalling

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7124221B1 (en) * 1999-10-19 2006-10-17 Rambus Inc. Low latency multi-level communication interface
US9124557B2 (en) 2010-05-20 2015-09-01 Kandou Labs, S.A. Methods and systems for chip-to-chip communication with reduced simultaneous switching noise
US9564994B2 (en) 2010-05-20 2017-02-07 Kandou Labs, S.A. Fault tolerant chip-to-chip communication with advanced voltage
US9596109B2 (en) 2010-05-20 2017-03-14 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9479369B1 (en) 2010-05-20 2016-10-25 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US9450744B2 (en) 2010-05-20 2016-09-20 Kandou Lab, S.A. Control loop management and vector signaling code communications links
US8593305B1 (en) 2011-07-05 2013-11-26 Kandou Labs, S.A. Efficient processing and detection of balanced codes
WO2011151469A1 (en) 2010-06-04 2011-12-08 Ecole Polytechnique Federale De Lausanne Error control coding for orthogonal differential vector signaling
US9275720B2 (en) 2010-12-30 2016-03-01 Kandou Labs, S.A. Differential vector storage for dynamic random access memory
WO2015077608A1 (en) 2013-11-22 2015-05-28 Kandou Labs SA Multiwire linear equalizer for vector signaling code receiver
US9148087B1 (en) 2014-05-16 2015-09-29 Kandou Labs, S.A. Symmetric is linear equalization circuit with increased gain
US9852806B2 (en) 2014-06-20 2017-12-26 Kandou Labs, S.A. System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding
US9495285B2 (en) 2014-09-16 2016-11-15 Integrated Device Technology, Inc. Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM)
US9553570B1 (en) 2014-12-10 2017-01-24 Integrated Device Technology, Inc. Crystal-less jitter attenuator
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
US9954516B1 (en) 2015-08-19 2018-04-24 Integrated Device Technology, Inc. Timing device having multi-purpose pin with proactive function
US9590637B1 (en) 2015-08-28 2017-03-07 Integrated Device Technology, Inc. High-speed programmable frequency divider with 50% output duty cycle
US9847869B1 (en) 2015-10-23 2017-12-19 Integrated Device Technology, Inc. Frequency synthesizer with microcode control
US9557760B1 (en) 2015-10-28 2017-01-31 Kandou Labs, S.A. Enhanced phase interpolation circuit
US9577815B1 (en) 2015-10-29 2017-02-21 Kandou Labs, S.A. Clock data alignment system for vector signaling code communications link
US9614508B1 (en) * 2015-12-03 2017-04-04 Integrated Device Technology, Inc. System and method for deskewing output clock signals
US10075284B1 (en) 2016-01-21 2018-09-11 Integrated Device Technology, Inc. Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system
US10003315B2 (en) 2016-01-25 2018-06-19 Kandou Labs S.A. Voltage sampler driver with enhanced high-frequency gain
US9852039B1 (en) 2016-02-03 2017-12-26 Integrated Device Technology, Inc Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices
US9559880B1 (en) * 2016-03-04 2017-01-31 Inphi Corporation Eye modulation for pulse-amplitude modulation communication systems
US9859901B1 (en) 2016-03-08 2018-01-02 Integrated Device Technology, Inc. Buffer with programmable input/output phase relationship
US10236958B2 (en) * 2016-03-21 2019-03-19 University Of Science And Technology Of China Method for signal transmission to multiple user equipments utilizing reciprocity of wireless channel
US9553602B1 (en) 2016-03-21 2017-01-24 Integrated Device Technology, Inc. Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modes
US9692394B1 (en) 2016-03-25 2017-06-27 Integrated Device Technology, Inc. Programmable low power high-speed current steering logic (LPHCSL) driver and method of use
US9698787B1 (en) 2016-03-28 2017-07-04 Integrated Device Technology, Inc. Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use
US9954541B1 (en) 2016-03-29 2018-04-24 Integrated Device Technology, Inc. Bulk acoustic wave resonator based fractional frequency synthesizer and method of use
US9581973B1 (en) 2016-03-29 2017-02-28 Integrated Device Technology, Inc. Dual mode clock using a common resonator and associated method of use
US10193716B2 (en) 2016-04-28 2019-01-29 Kandou Labs, S.A. Clock data recovery with decision feedback equalization
US9654121B1 (en) 2016-06-01 2017-05-16 Integrated Device Technology, Inc. Calibration method and apparatus for phase locked loop circuit
US10819499B2 (en) 2017-02-28 2020-10-27 Kandou Labs, S.A. Method for measuring and correcting multiwire skew
US10496583B2 (en) * 2017-09-07 2019-12-03 Kandou Labs, S.A. Low power multilevel driver for generating wire signals according to summations of a plurality of weighted analog signal components having wire-specific sub-channel weights
KR102409877B1 (en) * 2017-12-21 2022-06-20 에스케이하이닉스 주식회사 Receiving circuit and integrated circuit system
US10587391B2 (en) * 2018-01-09 2020-03-10 Qualcomm Incorporated Simplified C-PHY high-speed reverse mode
US10749716B2 (en) * 2018-04-09 2020-08-18 Texas Instruments Incorporated Signal path linearizer
US10348535B1 (en) 2018-04-16 2019-07-09 Oracle International Corporation Fast-settling voltage reference generator for serdes applications
WO2019241080A1 (en) 2018-06-11 2019-12-19 Kandou Labs, S.A. Skew detection and correction for orthogonal differential vector signaling codes
EP3808044A1 (en) 2018-06-12 2021-04-21 Kandou Labs, S.A. Passive multi-input comparator for orthogonal codes on a multi-wire bus
US10574487B1 (en) 2019-04-08 2020-02-25 Kandou Labs, S.A. Sampler offset calibration during operation
US10608849B1 (en) 2019-04-08 2020-03-31 Kandou Labs, S.A. Variable gain amplifier and sampler offset calibration without clock recovery
US11128129B2 (en) 2019-04-08 2021-09-21 Kandou Labs, S.A. Distributed electrostatic discharge scheme to improve analog front-end bandwidth of receiver in high-speed signaling system
US10826536B1 (en) 2019-10-03 2020-11-03 International Business Machines Corporation Inter-chip data transmission system using single-ended transceivers
US11133874B2 (en) * 2020-01-24 2021-09-28 Nokia Solutions And Networks Oy PAM-based coding schemes for parallel communication
US11303484B1 (en) 2021-04-02 2022-04-12 Kandou Labs SA Continuous time linear equalization and bandwidth adaptation using asynchronous sampling
US11563605B2 (en) 2021-04-07 2023-01-24 Kandou Labs SA Horizontal centering of sampling point using multiple vertical voltage measurements
US11496282B1 (en) 2021-06-04 2022-11-08 Kandou Labs, S.A. Horizontal centering of sampling point using vertical vernier
US11398934B1 (en) * 2021-09-18 2022-07-26 Xilinx, Inc. Ultra-high-speed PAM-N CMOS inverter serial link
CN114142964B (en) * 2021-11-25 2023-09-19 中国人民解放军国防科技大学 Method and device for transmitting ultra-short distance data among chips in multi-chip module
WO2023183487A1 (en) 2022-03-24 2023-09-28 Kandou Labs SA Variable gain amplifier biased with a fixed current to improve low-gain linearity

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140016724A1 (en) * 2010-05-20 2014-01-16 École Polytechnique Fédérale De Lausanne (Epfl) Power and Pin Efficient Chip-to-Chip Communications with Common-Mode Rejection and SSO Resilience

Family Cites Families (462)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US668687A (en) 1900-12-06 1901-02-26 Louis G Mayer Thill-coupling.
US780883A (en) 1903-11-18 1905-01-24 Mortimer Livingston Hinchman Advertising device.
US3196351A (en) 1962-06-26 1965-07-20 Bell Telephone Labor Inc Permutation code signaling
US3636463A (en) 1969-12-12 1972-01-18 Shell Oil Co Method of and means for gainranging amplification
US3939468A (en) 1974-01-08 1976-02-17 Whitehall Corporation Differential charge amplifier for marine seismic applications
US3970795A (en) 1974-07-16 1976-07-20 The Post Office Measurement of noise in a communication channel
JPS5279747A (en) 1975-12-26 1977-07-05 Sony Corp Noise removal circuit
US4206316A (en) 1976-05-24 1980-06-03 Hughes Aircraft Company Transmitter-receiver system utilizing pulse position modulation and pulse compression
US4181967A (en) 1978-07-18 1980-01-01 Motorola, Inc. Digital apparatus approximating multiplication of analog signal by sine wave signal and method
US4276543A (en) 1979-03-19 1981-06-30 Trw Inc. Monolithic triple diffusion analog to digital converter
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US4499550A (en) 1982-09-30 1985-02-12 General Electric Company Walsh function mixer and tone detector
US4722084A (en) 1985-10-02 1988-01-26 Itt Corporation Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits
US4772845A (en) 1987-01-15 1988-09-20 Raytheon Company Cable continuity testor including a sequential state machine
US4864303A (en) 1987-02-13 1989-09-05 Board Of Trustees Of The University Of Illinois Encoder/decoder system and methodology utilizing conservative coding with block delimiters, for serial communication
US4774498A (en) 1987-03-09 1988-09-27 Tektronix, Inc. Analog-to-digital converter with error checking and correction circuits
US5053974A (en) 1987-03-31 1991-10-01 Texas Instruments Incorporated Closeness code and method
US4897657A (en) 1988-06-13 1990-01-30 Integrated Device Technology, Inc. Analog-to-digital converter having error detection and correction
US4974211A (en) 1989-03-17 1990-11-27 Hewlett-Packard Company Digital ultrasound system with dynamic focus
US5168509A (en) 1989-04-12 1992-12-01 Kabushiki Kaisha Toshiba Quadrature amplitude modulation communication system with transparent error correction
FR2646741B1 (en) 1989-05-03 1994-09-02 Thomson Hybrides Microondes HIGH FREQUENCY SAMPLING SAMPLER-LOCKER
US5599550A (en) 1989-11-18 1997-02-04 Kohlruss; Gregor Disposable, biodegradable, wax-impregnated dust-cloth
US5166956A (en) 1990-05-21 1992-11-24 North American Philips Corporation Data transmission system and apparatus providing multi-level differential signal transmission
US5150384A (en) 1990-09-28 1992-09-22 Motorola, Inc. Carrier recovery method and apparatus having an adjustable response time determined by carrier signal parameters
US5266907A (en) 1991-06-25 1993-11-30 Timeback Fll Continuously tuneable frequency steerable frequency synthesizer having frequency lock for precision synthesis
US5287305A (en) 1991-06-28 1994-02-15 Sharp Kabushiki Kaisha Memory device including two-valued/n-valued conversion unit
EP0543070A1 (en) 1991-11-21 1993-05-26 International Business Machines Corporation Coding system and method using quaternary codes
US5626651A (en) 1992-02-18 1997-05-06 Francis A. L. Dullien Method and apparatus for removing suspended fine particles from gases and liquids
US5311516A (en) 1992-05-29 1994-05-10 Motorola, Inc. Paging system using message fragmentation to redistribute traffic
US5283761A (en) 1992-07-22 1994-02-01 Mosaid Technologies Incorporated Method of multi-level storage in DRAM
US5412689A (en) 1992-12-23 1995-05-02 International Business Machines Corporation Modal propagation of information through a defined transmission medium
US5511119A (en) 1993-02-10 1996-04-23 Bell Communications Research, Inc. Method and system for compensating for coupling between circuits of quaded cable in a telecommunication transmission system
FR2708134A1 (en) 1993-07-22 1995-01-27 Philips Electronics Nv Differential sampler circuit.
US5459465A (en) 1993-10-21 1995-10-17 Comlinear Corporation Sub-ranging analog-to-digital converter
US5461379A (en) 1993-12-14 1995-10-24 At&T Ipm Corp. Digital coding technique which avoids loss of synchronization
US5449895A (en) 1993-12-22 1995-09-12 Xerox Corporation Explicit synchronization for self-clocking glyph codes
US5553097A (en) 1994-06-01 1996-09-03 International Business Machines Corporation System and method for transporting high-bandwidth signals over electrically conducting transmission lines
JP2710214B2 (en) 1994-08-12 1998-02-10 日本電気株式会社 Phase locked loop circuit
GB2305036B (en) 1994-09-10 1997-08-13 Holtek Microelectronics Inc Reset signal generator
US5566193A (en) 1994-12-30 1996-10-15 Lucent Technologies Inc. Method and apparatus for detecting and preventing the communication of bit errors on a high performance serial data link
US5659353A (en) 1995-03-17 1997-08-19 Bell Atlantic Network Services, Inc. Television distribution system and method
US5875202A (en) 1996-03-29 1999-02-23 Adtran, Inc. Transmission of encoded data over reliable digital communication link using enhanced error recovery mechanism
US5825808A (en) 1996-04-04 1998-10-20 General Electric Company Random parity coding system
US5856935A (en) 1996-05-08 1999-01-05 Motorola, Inc. Fast hadamard transform within a code division, multiple access communication system
US5727006A (en) 1996-08-15 1998-03-10 Seeo Technology, Incorporated Apparatus and method for detecting and correcting reverse polarity, in a packet-based data communications system
US6404920B1 (en) 1996-09-09 2002-06-11 Hsu Shin-Yi System for generalizing objects and features in an image
US5999016A (en) 1996-10-10 1999-12-07 Altera Corporation Architectures for programmable logic devices
US5982954A (en) 1996-10-21 1999-11-09 University Technology Corporation Optical field propagation between tilted or offset planes
US5949060A (en) 1996-11-01 1999-09-07 Coincard International, Inc. High security capacitive card system
US5802356A (en) 1996-11-13 1998-09-01 Integrated Device Technology, Inc. Configurable drive clock
DE69719296T2 (en) 1996-11-21 2003-09-04 Matsushita Electric Ind Co Ltd A / D converter and A / D conversion method
US5995016A (en) 1996-12-17 1999-11-30 Rambus Inc. Method and apparatus for N choose M device selection
US6005895A (en) 1996-12-20 1999-12-21 Rambus Inc. Apparatus and method for multilevel signaling
US6084883A (en) 1997-07-07 2000-07-04 3Com Corporation Efficient data transmission over digital telephone networks using multiple modulus conversion
DE69731074T2 (en) 1997-04-30 2005-10-06 Hewlett-Packard Development Co., L.P., Houston Arrangement and method for transmitting data over a plurality of channels
US6111895A (en) 1997-05-14 2000-08-29 At&T Corp. Wideband transmission through wire
US6247138B1 (en) 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
US6904110B2 (en) 1997-07-31 2005-06-07 Francois Trans Channel equalization system and method
US6154498A (en) 1997-09-26 2000-11-28 Intel Corporation Computer system with a semi-differential bus signaling scheme
JPH11103253A (en) 1997-09-29 1999-04-13 Nec Corp Analog-to-digital converter
US6480548B1 (en) 1997-11-17 2002-11-12 Silicon Graphics, Inc. Spacial derivative bus encoder and decoder
US6292559B1 (en) 1997-12-19 2001-09-18 Rice University Spectral optimization and joint signaling techniques with upstream/downstream separation for communication in the presence of crosstalk
KR100382181B1 (en) 1997-12-22 2003-05-09 모토로라 인코포레이티드 Single account portable wireless financial messaging unit
US6317465B1 (en) 1998-02-10 2001-11-13 Matsushita Electric Industrial Co., Ltd. Data transmission system
US6686879B2 (en) 1998-02-12 2004-02-03 Genghiscomm, Llc Method and apparatus for transmitting and receiving signals having a carrier interferometry architecture
US6172634B1 (en) 1998-02-25 2001-01-09 Lucent Technologies Inc. Methods and apparatus for providing analog-fir-based line-driver with pre-equalization
EP0966133B1 (en) * 1998-06-15 2005-03-02 Sony International (Europe) GmbH Orthogonal transformations for interference reduction in multicarrier systems
US6522699B1 (en) 1998-06-19 2003-02-18 Nortel Networks Limited Transmission system for reduction of amateur radio interference
US6084958A (en) 1998-06-23 2000-07-04 Starium Ltd Determining the manner in which the wires connecting to a base set of a telephone system are used for transmission and reception of electrical signals representing a communication
US6226330B1 (en) 1998-07-16 2001-05-01 Silicon Graphics, Inc. Eigen-mode encoding of signals in a data group
US6346907B1 (en) 1998-08-07 2002-02-12 Agere Systems Guardian Corp. Analog-to-digital converter having voltage to-time converter and time digitizer, and method for using same
US6433800B1 (en) 1998-08-31 2002-08-13 Sun Microsystems, Inc. Graphical action invocation method, and associated method, for a computer system
US6097732A (en) 1998-10-30 2000-08-01 Advanced Micro Devices, Inc. Apparatus and method for controlling transmission parameters of selected home network stations transmitting on a telephone medium
US6424630B1 (en) 1998-10-30 2002-07-23 Advanced Micro Devices, Inc. Apparatus and method for calibrating a home networking station receiving network signals on a telephone line medium
US6201831B1 (en) 1998-11-13 2001-03-13 Broadcom Corporation Demodulator for a multi-pair gigabit transceiver
US6278740B1 (en) 1998-11-19 2001-08-21 Gates Technology Multi-bit (2i+2)-wire differential coding of digital signals using differential comparators and majority logic
SG116487A1 (en) 1998-12-16 2005-11-28 Silverbrook Res Pty Ltd Duplex inkjet printing system.
US6175230B1 (en) 1999-01-14 2001-01-16 Genrad, Inc. Circuit-board tester with backdrive-based burst timing
AU2512300A (en) 1999-01-20 2000-08-07 Broadcom Corporation Trellis decoder with correction of pair swaps, for use in gigabit ethernet transceivers
US6483828B1 (en) 1999-02-10 2002-11-19 Ericsson, Inc. System and method for coding in a telecommunications environment using orthogonal and near-orthogonal codes
JP3594828B2 (en) * 1999-02-18 2004-12-02 日本電信電話株式会社 Multicarrier modulation signal demodulator
US6556628B1 (en) 1999-04-29 2003-04-29 The University Of North Carolina At Chapel Hill Methods and systems for transmitting and receiving differential signals over a plurality of conductors
WO2000067813A1 (en) 1999-05-07 2000-11-16 Salviac Limited Biostable polyurethane products
US6697420B1 (en) 1999-05-25 2004-02-24 Intel Corporation Symbol-based signaling for an electromagnetically-coupled bus system
US6404820B1 (en) 1999-07-09 2002-06-11 The United States Of America As Represented By The Director Of The National Security Agency Method for storage and reconstruction of the extended hamming code for an 8-dimensional lattice quantizer
US6496889B1 (en) 1999-09-17 2002-12-17 Rambus Inc. Chip-to-chip communication system using an ac-coupled bus and devices employed in same
US7269212B1 (en) 2000-09-05 2007-09-11 Rambus Inc. Low-latency equalization in multi-level, multi-line communication systems
US7124221B1 (en) 1999-10-19 2006-10-17 Rambus Inc. Low latency multi-level communication interface
US7555263B1 (en) 1999-10-21 2009-06-30 Broadcom Corporation Adaptive radio transceiver
US6316987B1 (en) 1999-10-22 2001-11-13 Velio Communications, Inc. Low-power low-jitter variable delay timing circuit
US6473877B1 (en) 1999-11-10 2002-10-29 Hewlett-Packard Company ECC code mechanism to detect wire stuck-at faults
TW483255B (en) 1999-11-26 2002-04-11 Fujitsu Ltd Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission
US6690739B1 (en) 2000-01-14 2004-02-10 Shou Yee Mui Method for intersymbol interference compensation
US8164362B2 (en) 2000-02-02 2012-04-24 Broadcom Corporation Single-ended sense amplifier with sample-and-hold reference
US6650638B1 (en) 2000-03-06 2003-11-18 Agilent Technologies, Inc. Decoding method and decoder for 64b/66b coded packetized serial data
DE10016445C2 (en) 2000-03-29 2002-03-28 Infineon Technologies Ag Electronic output stage
US6954492B1 (en) 2000-04-19 2005-10-11 3Com Corporation Method of differential encoding a precoded multiple modulus encoder
US7012983B2 (en) 2000-04-28 2006-03-14 Broadcom Corporation Timing recovery and phase tracking system and method
US6865236B1 (en) 2000-06-01 2005-03-08 Nokia Corporation Apparatus, and associated method, for coding and decoding multi-dimensional biorthogonal codes
KR100335503B1 (en) 2000-06-26 2002-05-08 윤종용 Signal transmission circuit, signal transmission method for synchronizing different delay characteristics, and data latch circuit of semiconductor device having the same
JP2002016531A (en) 2000-06-27 2002-01-18 Nec Corp Cdma communication system and its method
JP2002084257A (en) * 2000-07-05 2002-03-22 Sanyo Electric Co Ltd Orthogonal code generating device, scramble code generating device, and mobile wireless terminal using them
US6597942B1 (en) 2000-08-15 2003-07-22 Cardiac Pacemakers, Inc. Electrocardiograph leads-off indicator
US6563382B1 (en) 2000-10-10 2003-05-13 International Business Machines Corporation Linear variable gain amplifiers
US20020044316A1 (en) 2000-10-16 2002-04-18 Myers Michael H. Signal power allocation apparatus and method
EP1202483A1 (en) 2000-10-27 2002-05-02 Alcatel Correlated spreading sequences for high rate non-coherent communication systems
DE60020241T2 (en) 2000-11-06 2005-11-24 Alcatel Optical modulation type for NRZ signals and optical transmitters
WO2002039453A1 (en) 2000-11-13 2002-05-16 Spectraplex, Inc. Distributed storage in semiconductor memory systems
US6771192B1 (en) 2000-11-22 2004-08-03 Silicon Image, Inc. Method and system for DC-balancing at the physical layer
US6384758B1 (en) 2000-11-27 2002-05-07 Analog Devices, Inc. High-speed sampler structures and methods
US6807234B2 (en) 2000-12-19 2004-10-19 Intel Corporation Method and apparatus for constellation mapping and bitloading in multi-carrier transceivers, such as DMT-based DSL transceivers
US6661355B2 (en) 2000-12-27 2003-12-09 Apple Computer, Inc. Methods and apparatus for constant-weight encoding & decoding
EP1362320B1 (en) 2001-02-12 2011-02-09 Symbol Technologies, Inc. Radio frequency identification architecture
US6766342B2 (en) 2001-02-15 2004-07-20 Sun Microsystems, Inc. System and method for computing and unordered Hadamard transform
WO2002071770A1 (en) 2001-03-06 2002-09-12 Beamreach Networks, Inc. Adaptive communications methods for multiple user packet radio wireless networks
US20020152340A1 (en) 2001-03-29 2002-10-17 International Business Machines Corporation Pseudo-differential parallel source synchronous bus
US8498368B1 (en) 2001-04-11 2013-07-30 Qualcomm Incorporated Method and system for optimizing gain changes by identifying modulation type and rate
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US6982954B2 (en) 2001-05-03 2006-01-03 International Business Machines Corporation Communications bus with redundant signal paths and method for compensating for signal path errors in a communications bus
TW503618B (en) 2001-05-11 2002-09-21 Via Tech Inc Data comparator using positive/negative phase strobe signal as the dynamic reference voltage and the input buffer using the same
TW569534B (en) 2001-05-15 2004-01-01 Via Tech Inc Data transmission system using differential signals as edge alignment triggering signals and input/output buffers thereof
JP2004533766A (en) 2001-05-22 2004-11-04 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Method for decoding a variable length codeword sequence
US6452420B1 (en) 2001-05-24 2002-09-17 National Semiconductor Corporation Multi-dimensional differential signaling (MDDS)
US7236757B2 (en) * 2001-07-11 2007-06-26 Vativ Technologies, Inc. High-speed multi-channel communications transceiver with inter-channel interference filter
DE10134472B4 (en) 2001-07-16 2005-12-15 Infineon Technologies Ag Transmitting and receiving interface and method for data transmission
JP3939122B2 (en) 2001-07-19 2007-07-04 富士通株式会社 Receiver circuit
US6907552B2 (en) 2001-08-29 2005-06-14 Tricn Inc. Relative dynamic skew compensation of parallel data lines
US6621427B2 (en) 2001-10-11 2003-09-16 Sun Microsystems, Inc. Method and apparatus for implementing a doubly balanced code
US6990624B2 (en) 2001-10-12 2006-01-24 Agere Systems Inc. High speed syndrome-based FEC encoder and decoder and system using same
US6999516B1 (en) 2001-10-24 2006-02-14 Rambus Inc. Technique for emulating differential signaling
US6624699B2 (en) 2001-10-25 2003-09-23 Broadcom Corporation Current-controlled CMOS wideband data amplifier circuits
US7142612B2 (en) 2001-11-16 2006-11-28 Rambus, Inc. Method and apparatus for multi-level signaling
US7706524B2 (en) 2001-11-16 2010-04-27 Rambus Inc. Signal line routing to reduce crosstalk effects
WO2005081438A1 (en) 2001-11-19 2005-09-01 Tensorcomm, Incorporated Interference cancellation in a signal
JP2003163612A (en) 2001-11-26 2003-06-06 Advanced Telecommunication Research Institute International Encoding method and decoding method for digital signal
US7609778B2 (en) 2001-12-20 2009-10-27 Richard S. Norman Methods, apparatus, and systems for reducing interference on nearby conductors
US6624688B2 (en) 2002-01-07 2003-09-23 Intel Corporation Filtering variable offset amplifer
US7400276B1 (en) 2002-01-28 2008-07-15 Massachusetts Institute Of Technology Method and apparatus for reducing delay in a bus provided from parallel, capacitively coupled transmission lines
US6993311B2 (en) 2002-02-20 2006-01-31 Freescale Semiconductor, Inc. Radio receiver having an adaptive equalizer and method therefor
JP3737058B2 (en) 2002-03-12 2006-01-18 沖電気工業株式会社 Analog addition / subtraction circuit, main amplifier, level identification circuit, optical reception circuit, optical transmission circuit, automatic gain control amplification circuit, automatic frequency characteristic compensation amplification circuit, and light emission control circuit
US7231558B2 (en) 2002-03-18 2007-06-12 Finisar Corporation System and method for network error rate testing
SE521575C2 (en) 2002-03-25 2003-11-11 Ericsson Telefon Ab L M Calibration of A / D converters
US7197084B2 (en) 2002-03-27 2007-03-27 Qualcomm Incorporated Precoding for a multipath channel in a MIMO system
US7269130B2 (en) 2002-03-29 2007-09-11 Bay Microsystems, Inc. Redundant add/drop multiplexor
FR2839339B1 (en) 2002-05-03 2004-06-04 Inst Francais Du Petrole METHOD FOR DIMENSIONING A RISER ELEMENT WITH INTEGRATED AUXILIARY DUCTS
US6573853B1 (en) 2002-05-24 2003-06-03 Broadcom Corporation High speed analog to digital converter
US7142865B2 (en) 2002-05-31 2006-11-28 Telefonaktie Bolaget Lm Ericsson (Publ) Transmit power control based on virtual decoding
US7180949B2 (en) 2002-06-04 2007-02-20 Lucent Technologies Inc. High-speed chip-to-chip communication interface
JP3961886B2 (en) 2002-06-06 2007-08-22 パイオニア株式会社 Information recording device
US6973613B2 (en) 2002-06-28 2005-12-06 Sun Microsystems, Inc. Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
US6976194B2 (en) 2002-06-28 2005-12-13 Sun Microsystems, Inc. Memory/Transmission medium failure handling controller and method
US7203887B2 (en) 2002-07-03 2007-04-10 The Directtv Group, Inc. Method and system for routing in low density parity check (LDPC) decoders
US7292629B2 (en) 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
US6996379B2 (en) 2002-07-23 2006-02-07 Broadcom Corp. Linear high powered integrated circuit transmitter
US20040027185A1 (en) 2002-08-09 2004-02-12 Alan Fiedler High-speed differential sampling flip-flop
CN100556012C (en) 2002-08-30 2009-10-28 皇家飞利浦电子股份有限公司 The frequency domain equalization of single-carrier signal
US8064508B1 (en) 2002-09-19 2011-11-22 Silicon Image, Inc. Equalizer with controllably weighted parallel high pass and low pass filters and receiver including such an equalizer
US7787572B2 (en) 2005-04-07 2010-08-31 Rambus Inc. Advanced signal processors for interference cancellation in baseband receivers
US7127003B2 (en) 2002-09-23 2006-10-24 Rambus Inc. Method and apparatus for communicating information using different signaling types
EP1404029B1 (en) 2002-09-24 2007-12-12 Agilent Technologies, Inc. Method and apparatus for predicting a signalling code corresponding to a code spur
JP3990966B2 (en) 2002-10-08 2007-10-17 松下電器産業株式会社 Differential amplifier
US7586972B2 (en) 2002-11-18 2009-09-08 The Aerospace Corporation Code division multiple access enhanced capacity system
US7236535B2 (en) 2002-11-19 2007-06-26 Qualcomm Incorporated Reduced complexity channel estimation for wireless communication systems
US7176823B2 (en) 2002-11-19 2007-02-13 Stmicroelectronics, Inc. Gigabit ethernet line driver and hybrid architecture
FR2849728B1 (en) 2003-01-06 2005-04-29 Excem METHOD AND DEVICE FOR TRANSMISSION WITH LOW CROSSTALK
US7362697B2 (en) 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US7339990B2 (en) 2003-02-07 2008-03-04 Fujitsu Limited Processing a received signal at a detection circuit
US7620116B2 (en) 2003-02-28 2009-11-17 Rambus Inc. Technique for determining an optimal transition-limiting code for use in a multi-level signaling system
US7348989B2 (en) 2003-03-07 2008-03-25 Arch Vision, Inc. Preparing digital images for display utilizing view-dependent texturing
US7023817B2 (en) 2003-03-11 2006-04-04 Motorola, Inc. Method and apparatus for source device synchronization in a communication system
WO2004088913A1 (en) 2003-03-31 2004-10-14 Fujitsu Limited Phase comparison circuit and clock recovery circuit
US7397848B2 (en) 2003-04-09 2008-07-08 Rambus Inc. Partial response receiver
US7080288B2 (en) 2003-04-28 2006-07-18 International Business Machines Corporation Method and apparatus for interface failure survivability using error correction
US7085153B2 (en) 2003-05-13 2006-08-01 Innovative Silicon S.A. Semiconductor memory cell, array, architecture and device, and method of operating same
US6734811B1 (en) 2003-05-21 2004-05-11 Apple Computer, Inc. Single-ended balance-coded interface with embedded-timing
JP4492920B2 (en) 2003-05-27 2010-06-30 ルネサスエレクトロニクス株式会社 Differential signal transmission system
US6876317B2 (en) 2003-05-30 2005-04-05 Texas Instruments Incorporated Method of context based adaptive binary arithmetic decoding with two part symbol decoding
US7388904B2 (en) 2003-06-03 2008-06-17 Vativ Technologies, Inc. Near-end, far-end and echo cancellers in a multi-channel transceiver system
US20040246906A1 (en) * 2003-06-06 2004-12-09 Hardy William Christopher Methods and systems for accelerating inference engines used in expert systems
US7082557B2 (en) 2003-06-09 2006-07-25 Lsi Logic Corporation High speed serial interface test
CA2527685A1 (en) 2003-06-30 2005-01-06 International Business Machines Corporation Vector equalizer and vector sequence estimator for block-coded modulation schemes
US7389333B2 (en) 2003-07-02 2008-06-17 Fujitsu Limited Provisioning a network element using custom defaults
US7283596B2 (en) * 2003-07-08 2007-10-16 Avago Technologies General Ip (Singapore) Pte Ltd PAM-4 data slicer having symmetrical offset
US7358869B1 (en) 2003-08-20 2008-04-15 University Of Pittsburgh Power efficient, high bandwidth communication using multi-signal-differential channels
US7428273B2 (en) 2003-09-18 2008-09-23 Promptu Systems Corporation Method and apparatus for efficient preamble detection in digital data receivers
KR100976489B1 (en) 2003-10-01 2010-08-18 엘지전자 주식회사 Method for Controlling Modulation and Coding applying for Multi-Input Multi-Output System in Mobile Communication
ATE474308T1 (en) 2003-10-22 2010-07-15 Nxp Bv METHOD AND DEVICE FOR SENDING DATA OVER MULTIPLE TRANSMISSION LINES
US7289568B2 (en) 2003-11-19 2007-10-30 Intel Corporation Spectrum management apparatus, method, and system
US7639596B2 (en) 2003-12-07 2009-12-29 Adaptive Spectrum And Signal Alignment, Inc. High speed multiple loop DSL system
WO2005062509A1 (en) 2003-12-18 2005-07-07 National Institute Of Information And Communications Technology Transmitter, receiver, transmitting method, receiving method, and program
US7370264B2 (en) 2003-12-19 2008-05-06 Stmicroelectronics, Inc. H-matrix for error correcting circuitry
US7012463B2 (en) 2003-12-23 2006-03-14 Analog Devices, Inc. Switched capacitor circuit with reduced common-mode variations
US8180931B2 (en) 2004-01-20 2012-05-15 Super Talent Electronics, Inc. USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch
US20050174841A1 (en) 2004-02-05 2005-08-11 Iota Technology, Inc. Electronic memory with tri-level cell pair
US7049865B2 (en) 2004-03-05 2006-05-23 Intel Corporation Power-on detect circuit for use with multiple voltage domains
US7308048B2 (en) 2004-03-09 2007-12-11 Rambus Inc. System and method for selecting optimal data transition types for clock and data recovery
US20050213686A1 (en) * 2004-03-26 2005-09-29 Texas Instruments Incorporated Reduced complexity transmit spatial waterpouring technique for multiple-input, multiple-output communication systems
GB0407663D0 (en) 2004-04-03 2004-05-05 Ibm Variable gain amplifier
WO2005101773A1 (en) 2004-04-16 2005-10-27 Thine Electronics, Inc. Transmitter circuit, receiver circuit, clock extracting circuit, data transmitting method, and data transmitting system
US7602246B2 (en) 2004-06-02 2009-10-13 Qualcomm, Incorporated General-purpose wideband amplifier
US7581157B2 (en) 2004-06-24 2009-08-25 Lg Electronics Inc. Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system
US7587012B2 (en) 2004-07-08 2009-09-08 Rambus, Inc. Dual loop clock recovery circuit
KR100629675B1 (en) 2004-07-16 2006-09-28 학교법인 포항공과대학교 Current mode differential transmission method and system of 3 data using 4 signal lines
US7426678B1 (en) 2004-07-20 2008-09-16 Xilinx, Inc. Error checking parity and syndrome of a block of data with relocated parity bits
US7599390B2 (en) 2004-07-21 2009-10-06 Rambus Inc. Approximate bit-loading for data transmission over frequency-selective channels
CN101027842B (en) 2004-07-27 2012-05-02 Nxp股份有限公司 Data processing circuit and method for encoding/decoding input data word
US7460612B2 (en) 2004-08-12 2008-12-02 Texas Instruments Incorporated Method and apparatus for a fully digital quadrature modulator
US7366942B2 (en) 2004-08-12 2008-04-29 Micron Technology, Inc. Method and apparatus for high-speed input sampling
KR101151130B1 (en) * 2004-08-17 2012-06-04 삼성전자주식회사 Method and apparatus for transmitting and receiving data using full rate full diversity stbc
US7697915B2 (en) 2004-09-10 2010-04-13 Qualcomm Incorporated Gain boosting RF gain stage with cross-coupled capacitors
US7847633B2 (en) 2004-09-20 2010-12-07 The Trustees Of Columbia University In The City Of New York Low voltage operational transconductance amplifier circuits
US7869546B2 (en) 2004-09-30 2011-01-11 Telefonaktiebolaget Lm Ericsson (Publ) Multicode transmission using Walsh Hadamard transform
US7327803B2 (en) 2004-10-22 2008-02-05 Parkervision, Inc. Systems and methods for vector power amplification
US7746764B2 (en) 2004-10-22 2010-06-29 Parkervision, Inc. Orthogonal signal generation using vector spreading and combining
US7346819B2 (en) 2004-10-29 2008-03-18 Rambus Inc. Through-core self-test with multiple loopbacks
TWI269524B (en) 2004-11-08 2006-12-21 Richwave Technology Corp Low noise and high gain low noise amplifier
TWI239715B (en) 2004-11-16 2005-09-11 Ind Tech Res Inst Programmable gain current amplifier
ITVA20040054A1 (en) 2004-11-23 2005-02-23 St Microelectronics Srl METHOD FOR ESTIMATING CANE ATTENUATION COEFFICIENTS, METHOD OF RECEIVING SYMBOLS AND RELATIVE RECEIVER AND TRANSMITTER TO SINGLE ANTENNA OR MULTI-ANTENNA
US7496162B2 (en) 2004-11-30 2009-02-24 Stmicroelectronics, Inc. Communication system with statistical control of gain
US20060126751A1 (en) 2004-12-10 2006-06-15 Anthony Bessios Technique for disparity bounding coding in a multi-level signaling system
US7349484B2 (en) 2004-12-22 2008-03-25 Rambus Inc. Adjustable dual-band link
US7457393B2 (en) 2004-12-29 2008-11-25 Intel Corporation Clock recovery apparatus, method, and system
US7882413B2 (en) 2005-01-20 2011-02-01 New Jersey Institute Of Technology Method and/or system for space-time encoding and/or decoding
US7199728B2 (en) 2005-01-21 2007-04-03 Rambus, Inc. Communication system with low power, DC-balanced serial link
WO2006096678A1 (en) 2005-03-08 2006-09-14 Qualcomm Flarion Technologies, Inc. Transmission methods and apparatus combining pulse modulation and hierarchical modulation
DE102005011666B3 (en) 2005-03-14 2006-06-29 Infineon Technologies Ag Carry-ripple adder has 4 sum inputs for receiving 4 input bits, 3 carry inputs for receiving 3 input carry bits, sum output for outputting output summation bit of value w, 3 carry outputs for outputting 3 output carry bits
US7735037B2 (en) 2005-04-15 2010-06-08 Rambus, Inc. Generating interface adjustment signals in a device-to-device interconnection system
US20060251421A1 (en) 2005-05-09 2006-11-09 Ben Gurion University Of The Negev, Research And Development Authority Improved free space optical bus
US7335976B2 (en) 2005-05-25 2008-02-26 International Business Machines Corporation Crosstalk reduction in electrical interconnects using differential signaling
US7656321B2 (en) 2005-06-02 2010-02-02 Rambus Inc. Signaling system
US7529323B2 (en) * 2005-06-06 2009-05-05 The Aerospace Corporation Quaternary precoded continuous phase modulation soft bit metric demodulator
US7639746B2 (en) 2005-07-01 2009-12-29 Apple Inc. Hybrid voltage/current-mode transmission line driver
US7330058B2 (en) 2005-07-01 2008-02-12 Via Technologies, Inc. Clock and data recovery circuit and method thereof
EP1909424A1 (en) 2005-07-27 2008-04-09 Naoki Suehiro Data communication system and data transmitting apparatus
US7808883B2 (en) 2005-08-08 2010-10-05 Nokia Corporation Multicarrier modulation with enhanced frequency coding
KR100790968B1 (en) 2005-08-10 2008-01-02 삼성전자주식회사 Input and Out driver circuit for differential signal transfer and differential signal transfer apparatus and method
KR100906125B1 (en) 2005-09-26 2009-07-07 삼성전자주식회사 Apparatus and method for detection of fast feedback information in broadband wireless communication systems
US7650525B1 (en) 2005-10-04 2010-01-19 Force 10 Networks, Inc. SPI-4.2 dynamic implementation without additional phase locked loops
US7870444B2 (en) 2005-10-13 2011-01-11 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. System and method for measuring and correcting data lane skews
WO2007060756A1 (en) 2005-11-22 2007-05-31 Matsushita Electric Industrial Co., Ltd. Phase comparator and regulation circuit
US7570704B2 (en) 2005-11-30 2009-08-04 Intel Corporation Transmitter architecture for high-speed communications
JP4705858B2 (en) 2006-02-10 2011-06-22 Okiセミコンダクタ株式会社 Analog / digital conversion circuit
US7987415B2 (en) 2006-02-15 2011-07-26 Samsung Electronics Co., Ltd. Method and system for application of unequal error protection to uncompressed video for transmission over wireless channels
US7694204B2 (en) 2006-03-09 2010-04-06 Silicon Image, Inc. Error detection in physical interfaces for point-to-point communications between integrated circuits
US7356213B1 (en) 2006-03-28 2008-04-08 Sun Microsystems, Inc. Transparent switch using optical and electrical proximity communication
US8129969B1 (en) 2006-04-07 2012-03-06 Marvell International Ltd. Hysteretic inductive switching regulator with power supply compensation
JP3919803B1 (en) * 2006-04-17 2007-05-30 株式会社アドバンテスト Characteristic acquisition apparatus, method and program
US20070263711A1 (en) 2006-04-26 2007-11-15 Theodor Kramer Gerhard G Operating DSL subscriber lines
US7539532B2 (en) 2006-05-12 2009-05-26 Bao Tran Cuffless blood pressure monitoring appliance
US8091006B2 (en) 2006-06-02 2012-01-03 Nec Laboratories America, Inc. Spherical lattice codes for lattice and lattice-reduction-aided decoders
KR100806117B1 (en) 2006-06-23 2008-02-21 삼성전자주식회사 Phase-locked-loop circuit having voltage-controlled-oscillator and method of controlling the same
US7688102B2 (en) 2006-06-29 2010-03-30 Samsung Electronics Co., Ltd. Majority voter circuits and semiconductor devices including the same
US7925030B2 (en) 2006-07-08 2011-04-12 Telefonaktiebolaget Lm Ericsson (Publ) Crosstalk cancellation using load impedence measurements
US7439761B2 (en) 2006-07-12 2008-10-21 Infineon Technologies Ag Apparatus and method for controlling a driver strength
US9203436B2 (en) 2006-07-12 2015-12-01 Ternarylogic Llc Error correction in multi-valued (p,k) codes
ATE479284T1 (en) 2006-07-13 2010-09-15 Qualcomm Inc VIDEO CODING WITH FINE-GRAIN SCALABILITY USING CYCLICALLY ALIGNED FRAGMENTS
US7933770B2 (en) 2006-07-14 2011-04-26 Siemens Audiologische Technik Gmbh Method and device for coding audio data based on vector quantisation
KR100744141B1 (en) 2006-07-21 2007-08-01 삼성전자주식회사 Single ended pseudo differential interconnection citcuit and single ended pseudo differential signaling method
US8295250B2 (en) 2006-07-24 2012-10-23 Qualcomm Incorporated Code interleaving for a structured code
KR101249359B1 (en) 2006-08-18 2013-04-01 삼성전자주식회사 Method and apparatus for transmitting/receiving channel quality information in an orthogonal frequency division multiplexing system supporting a multi-input multi-output
US7336112B1 (en) 2006-08-21 2008-02-26 Huaya Microelectronics, Ltd. False lock protection in a delay-locked loop (DLL)
US20080104374A1 (en) 2006-10-31 2008-05-01 Motorola, Inc. Hardware sorter
US7873980B2 (en) 2006-11-02 2011-01-18 Redmere Technology Ltd. High-speed cable with embedded signal format conversion and power control
US20080107209A1 (en) * 2006-11-03 2008-05-08 Yu Cheng Slicer circuit capable of judging input signal correctly
US7698088B2 (en) 2006-11-15 2010-04-13 Silicon Image, Inc. Interface test circuitry and methods
US20080159448A1 (en) 2006-12-29 2008-07-03 Texas Instruments, Incorporated System and method for crosstalk cancellation
US7462956B2 (en) 2007-01-11 2008-12-09 Northrop Grumman Space & Mission Systems Corp. High efficiency NLTL comb generator using time domain waveform synthesis technique
US8023570B2 (en) * 2007-02-06 2011-09-20 Massachusetts Institute Of Technology System and apparatus for error control codes based on layering and linear transformations
US8064535B2 (en) 2007-03-02 2011-11-22 Qualcomm Incorporated Three phase and polarity encoded serial interface
US9231790B2 (en) 2007-03-02 2016-01-05 Qualcomm Incorporated N-phase phase and polarity encoded serial interface
JP4864769B2 (en) 2007-03-05 2012-02-01 株式会社東芝 PLL circuit
CN101286775A (en) 2007-04-12 2008-10-15 北京三星通信技术研究有限公司 Spatial multiplexing system with multiple antenna adopting intensified signal detection
WO2008130878A2 (en) 2007-04-19 2008-10-30 Rambus Inc. Techniques for improved timing control of memory devices
US8199841B1 (en) 2007-04-26 2012-06-12 Marvell International Ltd. Channel tracking in a wireless multiple-input multiple-output (MIMO) communication system
KR100871711B1 (en) 2007-05-03 2008-12-08 삼성전자주식회사 Multi-phase transmitter/receiver for single-ended signaling and differential signaling and clocking method to convert differential signaling to single-ended signaling
EP2156555A4 (en) 2007-06-05 2013-07-24 Rambus Inc Techniques for multi-wire encoding with an embedded clock
EP2157907B1 (en) 2007-06-07 2013-03-27 MicroCHIPS, Inc. Electrochemical biosensors and arrays
CN101072048B (en) 2007-06-13 2013-12-04 华为技术有限公司 Information parameter adjusting method and device
US8045670B2 (en) 2007-06-22 2011-10-25 Texas Instruments Incorporated Interpolative all-digital phase locked loop
US8102934B2 (en) 2007-08-16 2012-01-24 Samsung Electronics Co., Ltd. Transmitting apparatus and method
US20090059782A1 (en) 2007-08-29 2009-03-05 Rgb Systems, Inc. Method and apparatus for extending the transmission capability of twisted pair communication systems
CN101399798B (en) 2007-09-27 2011-07-06 北京信威通信技术股份有限公司 Steady signal transmission method and device for OFDMA radio communication system
US8159375B2 (en) 2007-10-01 2012-04-17 Rambus Inc. Simplified receiver for use in multi-wire communication
US9197470B2 (en) 2007-10-05 2015-11-24 Innurvation, Inc. Data transmission via multi-path channels using orthogonal multi-frequency signals with differential phase shift keying modulation
JP5465376B2 (en) 2007-10-18 2014-04-09 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device and driver control method
EP2215792A1 (en) 2007-10-24 2010-08-11 Rambus Inc. Encoding and decoding techniques with improved timing margin
US7899653B2 (en) 2007-10-30 2011-03-01 Micron Technology, Inc. Matrix modeling of parallel data structures to facilitate data encoding and/or jittery signal generation
WO2009058790A1 (en) 2007-10-30 2009-05-07 Rambus Inc. Signaling with superimposed differential-mode and common-mode signals
JP2009118049A (en) 2007-11-05 2009-05-28 Panasonic Corp Discrete time amplifier circuit and analog-digital converter
US8225180B2 (en) 2007-11-20 2012-07-17 California Institute Of Technology Error correcting codes for rank modulation
US8245094B2 (en) 2007-11-20 2012-08-14 California Institute of Technology Texas A & M Rank modulation for flash memories
US8429492B2 (en) 2007-11-30 2013-04-23 Marvell World Trade Ltd. Error correcting code predication system and method
JP2009134573A (en) 2007-11-30 2009-06-18 Nec Corp Multi-chip semiconductor device and data transfer method
US8159376B2 (en) 2007-12-07 2012-04-17 Rambus Inc. Encoding and decoding techniques for bandwidth-efficient communication
EP2071785B1 (en) 2007-12-14 2021-05-05 Vodafone Holding GmbH Blind channel estimation
US8588254B2 (en) 2007-12-17 2013-11-19 Broadcom Corporation Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique
KR100934007B1 (en) 2007-12-18 2009-12-28 한국전자통신연구원 Apparatus and method for multi-dimensional detection in multi-input multi-output receiver, and receiving device using same
ATE545091T1 (en) 2007-12-19 2012-02-15 Rambus Inc ASYMMETRIC COMMUNICATION IN COMMON CONNECTIONS
US8253454B2 (en) 2007-12-21 2012-08-28 Realtek Semiconductor Corp. Phase lock loop with phase interpolation by reference clock and method for the same
WO2009084121A1 (en) 2007-12-28 2009-07-09 Nec Corporation Signal processing for multi-sectored wireless communications system and method thereof
US8055095B2 (en) 2008-01-23 2011-11-08 Sparsense, Inc. Parallel and adaptive signal processing
CN101499048A (en) 2008-01-29 2009-08-05 国际商业机器公司 Bus encoding/decoding method and bus encoder/decoder
FR2927205A1 (en) 2008-01-31 2009-08-07 Commissariat Energie Atomique LOW PAPR SPATIO-TEMPORAL ENCODING METHOD FOR IMPULSE UWB TYPE MULTI-ANTENNA COMMUNICATION SYSTEM
US7841909B2 (en) 2008-02-12 2010-11-30 Adc Gmbh Multistage capacitive far end crosstalk compensation arrangement
KR20090090928A (en) 2008-02-22 2009-08-26 삼성전자주식회사 Low noise amplifier
CN101478286A (en) 2008-03-03 2009-07-08 锐迪科微电子(上海)有限公司 Square wave-sine wave signal converting method and converting circuit
US8462891B2 (en) 2008-03-06 2013-06-11 Rambus Inc. Error detection and offset cancellation during multi-wire communication
KR100963410B1 (en) 2008-03-11 2010-06-14 한국전자통신연구원 Cooperation receive diversity apparatus and method based on signal point rearrange or superposition modulation in relay system
US7583209B1 (en) 2008-03-19 2009-09-01 Mitsubishi Electric Research Laboratories, Inc. System and method for signaling on a bus using forbidden pattern free codes
US7859356B2 (en) 2008-03-21 2010-12-28 Qualcomm Incorporated Transmission line system having high common mode impedance
US8644497B2 (en) 2008-04-24 2014-02-04 Lantiq Deutschland Gmbh Method and apparatus for adding a communication connection to a vectored group
US7990185B2 (en) 2008-05-12 2011-08-02 Menara Networks Analog finite impulse response filter
CN101610115A (en) 2008-06-20 2009-12-23 华为技术有限公司 The production method of light signal and device
US8498344B2 (en) 2008-06-20 2013-07-30 Rambus Inc. Frequency responsive bus coding
US8149955B2 (en) 2008-06-30 2012-04-03 Telefonaktiebolaget L M Ericsson (Publ) Single ended multiband feedback linearized RF amplifier and mixer with DC-offset and IM2 suppression feedback loop
FR2933556B1 (en) 2008-07-07 2010-08-20 Excem PSEUDO-DIFFERENTIAL RECEPTION CIRCUIT
CN102016813A (en) 2008-07-27 2011-04-13 拉姆伯斯公司 Method and system for balancing receive-side supply load
US8341492B2 (en) 2008-07-28 2012-12-25 Broadcom Corporation Quasi-cyclic LDPC (low density parity check) code construction
EP2326002B1 (en) 2008-08-18 2015-07-29 Nippon Telegraph And Telephone Corporation Vector synthesis type phase shifter, optical transceiver, and control circuit
US20100046644A1 (en) 2008-08-19 2010-02-25 Motorola, Inc. Superposition coding
JP2010062944A (en) 2008-09-04 2010-03-18 Kyushu Institute Of Technology Wireless communications system, wireless reception device, and wireless transmission device
FR2936384A1 (en) 2008-09-22 2010-03-26 St Microelectronics Grenoble DEVICE FOR EXCHANGING DATA BETWEEN COMPONENTS OF AN INTEGRATED CIRCUIT
US8442099B1 (en) 2008-09-25 2013-05-14 Aquantia Corporation Crosstalk cancellation for a common-mode channel
EP2329451B1 (en) * 2008-09-26 2012-08-08 Thomson Licensing Method for constructing inner codes for anti-collusion forensic code for watermarking digital content
US8103287B2 (en) * 2008-09-30 2012-01-24 Apple Inc. Methods and apparatus for resolving wireless signal components
US8601338B2 (en) 2008-11-26 2013-12-03 Broadcom Corporation Modified error distance decoding of a plurality of signals
KR101173942B1 (en) 2008-11-28 2012-08-14 한국전자통신연구원 Data transmission device, data receiving device, data transmitting system and method for transmitting data
WO2010065789A2 (en) 2008-12-03 2010-06-10 Rambus Inc. Resonance mitigation for high-speed signaling
AU2008264232B2 (en) 2008-12-30 2012-05-17 Canon Kabushiki Kaisha Multi-modal object signature
US8472513B2 (en) 2009-01-14 2013-06-25 Lsi Corporation TX back channel adaptation algorithm
JP4748227B2 (en) 2009-02-10 2011-08-17 ソニー株式会社 Data modulation apparatus and method
TWI430622B (en) 2009-02-23 2014-03-11 Inst Information Industry Signal transmission apparatus, transmission method and computer program product thereof
US8428177B2 (en) 2009-02-25 2013-04-23 Samsung Electronics Co., Ltd. Method and apparatus for multiple input multiple output (MIMO) transmit beamforming
CN101854223A (en) * 2009-03-31 2010-10-06 上海交通大学 Generation method of vector quantization code book
JP5316194B2 (en) 2009-04-20 2013-10-16 ソニー株式会社 AD converter
WO2011009584A2 (en) 2009-07-20 2011-01-27 Lantiq Deutschland Gmbh Method and apparatus for vectored data communication
WO2011011327A1 (en) 2009-07-20 2011-01-27 National Ict Australia Limited Neuro-stimulation
JP5272948B2 (en) 2009-07-28 2013-08-28 ソニー株式会社 Amplifier circuit, semiconductor integrated circuit, wireless transmission system, communication device
TW201106663A (en) 2009-08-05 2011-02-16 Novatek Microelectronics Corp Dual-port input equalizer
KR101079603B1 (en) 2009-08-11 2011-11-03 주식회사 티엘아이 Differential Data Transmitting and Receiving Device and Method with using 3 level volatge
WO2011051448A2 (en) 2009-10-30 2011-05-05 Bangor University Synchronisation process in optical frequency division multiplexing transmission systems
US8681894B2 (en) 2009-11-03 2014-03-25 Telefonaktiebolaget L M (Publ) Digital affine transformation modulated power amplifier for wireless communications
US8279745B2 (en) 2009-11-23 2012-10-02 Telefonaktiebolaget L M Ericsson (Publ) Orthogonal vector DSL
JP2011118998A (en) 2009-12-04 2011-06-16 Elpida Memory Inc Semiconductor device
TW201145918A (en) 2009-12-27 2011-12-16 Maxlinear Inc Methods and apparatus for synchronization in multiple-channel communication systems
TWI562554B (en) 2009-12-30 2016-12-11 Sony Corp Communications system and device using beamforming
CN102014475B (en) * 2010-01-08 2012-01-04 华为技术有限公司 Resource mapping and code division multiplexing method and device
US8295336B2 (en) 2010-03-16 2012-10-23 Micrel Inc. High bandwidth programmable transmission line pre-emphasis method and circuit
WO2011119359A2 (en) 2010-03-24 2011-09-29 Rambus Inc. Coded differential intersymbol interference reduction
CN101820288B (en) * 2010-04-21 2013-01-09 上海交通大学 Information processing method of low-density check codes
US9288089B2 (en) * 2010-04-30 2016-03-15 Ecole Polytechnique Federale De Lausanne (Epfl) Orthogonal differential vector signaling
US9596109B2 (en) 2010-05-20 2017-03-14 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9071476B2 (en) 2010-05-20 2015-06-30 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communications interface
US9059816B1 (en) 2010-05-20 2015-06-16 Kandou Labs, S.A. Control loop management and differential delay correction for vector signaling code communications links
US9251873B1 (en) 2010-05-20 2016-02-02 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications
US9288082B1 (en) 2010-05-20 2016-03-15 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences
US8649445B2 (en) 2011-02-17 2014-02-11 École Polytechnique Fédérale De Lausanne (Epfl) Methods and systems for noise resilient, pin-efficient and low power communications with sparse signaling codes
US8385387B2 (en) * 2010-05-20 2013-02-26 Harris Corporation Time dependent equalization of frequency domain spread orthogonal frequency division multiplexing using decision feedback equalization
US9077386B1 (en) 2010-05-20 2015-07-07 Kandou Labs, S.A. Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
US8989317B1 (en) 2010-05-20 2015-03-24 Kandou Labs, S.A. Crossbar switch decoder for vector signaling codes
US8880783B2 (en) * 2011-07-05 2014-11-04 Kandou Labs SA Differential vector storage for non-volatile memory
US9401828B2 (en) 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
US8718184B1 (en) 2012-05-03 2014-05-06 Kandou Labs S.A. Finite state encoders and decoders for vector signaling codes
US9106220B2 (en) 2010-05-20 2015-08-11 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communications interface
US9083576B1 (en) 2010-05-20 2015-07-14 Kandou Labs, S.A. Methods and systems for error detection and correction using vector signal prediction
US8755426B1 (en) 2012-03-15 2014-06-17 Kandou Labs, S.A. Rank-order equalization
US9246713B2 (en) 2010-05-20 2016-01-26 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US8593305B1 (en) 2011-07-05 2013-11-26 Kandou Labs, S.A. Efficient processing and detection of balanced codes
US9300503B1 (en) 2010-05-20 2016-03-29 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US9124557B2 (en) 2010-05-20 2015-09-01 Kandou Labs, S.A. Methods and systems for chip-to-chip communication with reduced simultaneous switching noise
US9479369B1 (en) 2010-05-20 2016-10-25 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US9178503B2 (en) 2010-05-28 2015-11-03 Xilinx, Inc. Differential comparator circuit having a wide common mode input range
US8578246B2 (en) 2010-05-31 2013-11-05 International Business Machines Corporation Data encoding in solid-state storage devices
WO2011151469A1 (en) * 2010-06-04 2011-12-08 Ecole Polytechnique Federale De Lausanne Error control coding for orthogonal differential vector signaling
US8897134B2 (en) 2010-06-25 2014-11-25 Telefonaktiebolaget L M Ericsson (Publ) Notifying a controller of a change to a packet forwarding configuration of a network element over a communication channel
US9331962B2 (en) 2010-06-27 2016-05-03 Valens Semiconductor Ltd. Methods and systems for time sensitive networks
US8602643B2 (en) 2010-07-06 2013-12-10 David Phillip Gardiner Method and apparatus for measurement of temperature and rate of change of temperature
US8522116B2 (en) 2010-08-04 2013-08-27 Marvell Israel (M.I.S.L.) Ltd. Systems and methods for performing forward error correction
CN103125071B (en) 2010-08-18 2016-03-16 美国亚德诺半导体公司 Electric charge shares analog computing circuit system and application
US8773964B2 (en) 2010-09-09 2014-07-08 The Regents Of The University Of California CDMA-based crosstalk cancellation for on-chip global high-speed links
US8429495B2 (en) 2010-10-19 2013-04-23 Mosaid Technologies Incorporated Error detection and correction codes for channels and memories with incomplete error characteristics
US20120106539A1 (en) 2010-10-27 2012-05-03 International Business Machines Corporation Coordinating Communications Interface Activities in Data Communicating Devices Using Redundant Lines
JP5623883B2 (en) 2010-11-29 2014-11-12 ルネサスエレクトロニクス株式会社 Differential amplifier and data driver
KR101927821B1 (en) 2010-12-17 2019-03-13 맷슨 테크놀로지, 인크. Inductively coupled plasma source for plasma processing
US8750176B2 (en) 2010-12-22 2014-06-10 Apple Inc. Methods and apparatus for the intelligent association of control symbols
US8620166B2 (en) 2011-01-07 2013-12-31 Raytheon Bbn Technologies Corp. Holevo capacity achieving joint detection receiver
US8949693B2 (en) 2011-03-04 2015-02-03 Hewlett-Packard Development Company, L.P. Antipodal-mapping-based encoders and decoders
US9432298B1 (en) 2011-12-09 2016-08-30 P4tents1, LLC System, method, and computer program product for improving memory systems
ES2906869T3 (en) 2011-06-16 2022-04-20 Ge Video Compression Llc Context initialization in entropic encoding
EP2557687B1 (en) 2011-08-11 2018-06-13 Telefonaktiebolaget LM Ericsson (publ) Low-noise amplifier, receiver, method and computer program
US8598930B2 (en) 2011-08-23 2013-12-03 Intel Corporation Digital delay-locked loop with drift sensor
TW201310897A (en) 2011-08-29 2013-03-01 Novatek Microelectronics Corp Multi-input differential amplifier with dynamic transconductance compensation
US9455765B2 (en) 2011-09-07 2016-09-27 Commscope, Inc. Of North Carolina Communications connectors having frequency dependent communications paths and related methods
CN103036537B (en) 2011-10-09 2016-02-17 瑞昱半导体股份有限公司 The production method of phase interpolator, leggy interpolation device and interior interpolated clock
CN103907285B (en) 2011-11-02 2017-05-17 马维尔国际贸易有限公司 Differential amplifier
US9444656B2 (en) 2011-11-04 2016-09-13 Altera Corporation Flexible receiver architecture
US8854945B2 (en) * 2011-11-09 2014-10-07 Qualcomm Incorporated Enhanced adaptive gain control in heterogeneous networks
US20150049798A1 (en) 2011-12-06 2015-02-19 Rambus Inc. Receiver with enhanced isi mitigation
JP5799786B2 (en) 2011-12-09 2015-10-28 富士電機株式会社 Auto-zero amplifier and feedback amplifier circuit using the amplifier
US8898504B2 (en) 2011-12-14 2014-11-25 International Business Machines Corporation Parallel data communications mechanism having reduced power continuously calibrated lines
US8909840B2 (en) * 2011-12-19 2014-12-09 Advanced Micro Devices, Inc. Data bus inversion coding
FR2985125A1 (en) 2011-12-21 2013-06-28 France Telecom METHOD FOR TRANSMITTING A DIGITAL SIGNAL FOR A SEMI-ORTHOGONAL MS-MARC SYSTEM, PROGRAM PRODUCT, AND CORRESPONDING RELAY DEVICE
US8520348B2 (en) 2011-12-22 2013-08-27 Lsi Corporation High-swing differential driver using low-voltage transistors
US8750406B2 (en) 2012-01-31 2014-06-10 Altera Corporation Multi-level amplitude signaling receiver
US8615062B2 (en) 2012-02-07 2013-12-24 Lsi Corporation Adaptation using error signature analysis in a communication system
KR20140135157A (en) 2012-02-07 2014-11-25 마벨 월드 트레이드 리미티드 Pilot sequence design for long range wlan
US8964825B2 (en) 2012-02-17 2015-02-24 International Business Machines Corporation Analog signal current integrators with tunable peaking function
US9537644B2 (en) 2012-02-23 2017-01-03 Lattice Semiconductor Corporation Transmitting multiple differential signals over a reduced number of physical channels
JP5597660B2 (en) 2012-03-05 2014-10-01 株式会社東芝 AD converter
US8711919B2 (en) 2012-03-29 2014-04-29 Rajendra Kumar Systems and methods for adaptive blind mode equalization
US8604879B2 (en) 2012-03-30 2013-12-10 Integrated Device Technology Inc. Matched feedback amplifier with improved linearity
US8614634B2 (en) 2012-04-09 2013-12-24 Nvidia Corporation 8b/9b encoding for reducing crosstalk on a high speed parallel bus
US8717215B2 (en) 2012-05-18 2014-05-06 Tensorcom, Inc. Method and apparatus for improving the performance of a DAC switch array
US9183085B1 (en) 2012-05-22 2015-11-10 Pmc-Sierra, Inc. Systems and methods for adaptively selecting from among a plurality of error correction coding schemes in a flash drive for robustness and low latency
US9448064B2 (en) 2012-05-24 2016-09-20 Qualcomm Incorporated Reception of affine-invariant spatial mask for active depth sensing
US8996740B2 (en) 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
JP5792690B2 (en) 2012-07-26 2015-10-14 株式会社東芝 Differential output circuit and semiconductor integrated circuit
US8745472B2 (en) 2012-09-01 2014-06-03 Texas Instruments Incorporated Memory with segmented error correction codes
US8961239B2 (en) 2012-09-07 2015-02-24 Commscope, Inc. Of North Carolina Communication jack having a plurality of contacts mounted on a flexible printed circuit board
US9093791B2 (en) 2012-11-05 2015-07-28 Commscope, Inc. Of North Carolina Communications connectors having crosstalk stages that are implemented using a plurality of discrete, time-delayed capacitive and/or inductive components that may provide enhanced insertion loss and/or return loss performance
US8873606B2 (en) 2012-11-07 2014-10-28 Broadcom Corporation Transceiver including a high latency communication channel and a low latency communication channel
US8975948B2 (en) 2012-11-15 2015-03-10 Texas Instruments Incorporated Wide common mode range transmission gate
US9036764B1 (en) 2012-12-07 2015-05-19 Rambus Inc. Clock recovery circuit
US9048824B2 (en) 2012-12-12 2015-06-02 Intel Corporation Programmable equalization with compensated impedance
KR102003926B1 (en) 2012-12-26 2019-10-01 에스케이하이닉스 주식회사 de-emphasis buffer circuit
CN103281093B (en) * 2012-12-27 2015-05-06 东南大学 Method for distinguishing I/Q (in-phase/quadrature-phase) unbalanced interference value type on basis of eye patterns
US9069995B1 (en) 2013-02-21 2015-06-30 Kandou Labs, S.A. Multiply accumulate operations in the analog domain
US9172412B2 (en) 2013-03-11 2015-10-27 Andrew Joo Kim Reducing electromagnetic radiation emitted from high-speed interconnects
US9355693B2 (en) 2013-03-14 2016-05-31 Intel Corporation Memory receiver circuit for use with memory of different characteristics
US9203351B2 (en) 2013-03-15 2015-12-01 Megachips Corporation Offset cancellation with minimum noise impact and gain-bandwidth degradation
JP6032081B2 (en) 2013-03-22 2016-11-24 富士通株式会社 Reception circuit and semiconductor integrated circuit
JP6079388B2 (en) 2013-04-03 2017-02-15 富士通株式会社 Reception circuit and control method thereof
US9152495B2 (en) 2013-07-03 2015-10-06 SanDisk Technologies, Inc. Managing non-volatile media using multiple error correcting codes
CN103516650B (en) 2013-09-10 2016-06-01 华中科技大学 The incoherent unitary space-time modulation of a kind of mimo wireless communication to sole of the foot demodulation method and to sole of the foot detuner
US8976050B1 (en) 2013-09-12 2015-03-10 Fujitsu Semiconductor Limited Circuitry and methods for use in mixed-signal circuitry
JP6171843B2 (en) 2013-10-25 2017-08-02 富士通株式会社 Receiver circuit
WO2015077608A1 (en) 2013-11-22 2015-05-28 Kandou Labs SA Multiwire linear equalizer for vector signaling code receiver
WO2015117102A1 (en) 2014-02-02 2015-08-06 Kandou Labs SA Method and apparatus for low power chip-to-chip communications with constrained isi ratio
CN106105123B (en) 2014-02-28 2019-06-28 康杜实验室公司 Method and system for the embedded vector signaling code of tranmitting data register
US9509437B2 (en) 2014-05-13 2016-11-29 Kandou Labs, S.A. Vector signaling code with improved noise margin
US9710412B2 (en) 2014-05-15 2017-07-18 Qualcomm Incorporated N-factorial voltage mode driver
US9148087B1 (en) 2014-05-16 2015-09-29 Kandou Labs, S.A. Symmetric is linear equalization circuit with increased gain
US9397873B2 (en) 2014-06-11 2016-07-19 Marvell World Trade Ltd. Compressed orthogonal frequency division multiplexing (OFDM) symbols in a wireless communication system
US9112550B1 (en) 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
GB2527604A (en) 2014-06-27 2015-12-30 Ibm Data encoding in solid-state storage devices
US9432082B2 (en) 2014-07-17 2016-08-30 Kandou Labs, S.A. Bus reversable orthogonal differential vector signaling codes
KR102243423B1 (en) 2014-07-21 2021-04-22 칸도우 랩스 에스에이 Multidrop data transfer
WO2016019384A1 (en) 2014-08-01 2016-02-04 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
JP6361433B2 (en) 2014-10-02 2018-07-25 富士通株式会社 Frequency detection circuit and reception circuit
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
US9374250B1 (en) 2014-12-17 2016-06-21 Intel Corporation Wireline receiver circuitry having collaborative timing recovery
US10341145B2 (en) 2015-03-03 2019-07-02 Intel Corporation Low power high speed receiver with reduced decision feedback equalizer samplers
US9942884B2 (en) 2015-05-15 2018-04-10 Nokia Technologies Oy Efficient uplink data indication techniques for MIMO-OFDMA transmission in WLAN
KR102517583B1 (en) * 2015-06-26 2023-04-03 칸도우 랩스 에스에이 High speed communications system
US10055372B2 (en) 2015-11-25 2018-08-21 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
CN115051705A (en) 2016-04-22 2022-09-13 康杜实验室公司 High performance phase locked loop
CN109313622B (en) 2016-04-28 2022-04-15 康杜实验室公司 Vector signaling code for dense routing line groups
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US20190103903A1 (en) 2017-10-02 2019-04-04 Mediatek Inc. Codebook Designs To Support ULA And Non-ULA Scenarios
EP3808044A1 (en) 2018-06-12 2021-04-21 Kandou Labs, S.A. Passive multi-input comparator for orthogonal codes on a multi-wire bus
US11128129B2 (en) 2019-04-08 2021-09-21 Kandou Labs, S.A. Distributed electrostatic discharge scheme to improve analog front-end bandwidth of receiver in high-speed signaling system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140016724A1 (en) * 2010-05-20 2014-01-16 École Polytechnique Fédérale De Lausanne (Epfl) Power and Pin Efficient Chip-to-Chip Communications with Common-Mode Rejection and SSO Resilience

Cited By (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11611377B2 (en) 2010-04-30 2023-03-21 Ecole Polytechnique Federale De Lausanne Orthogonal differential vector signaling
US10355756B2 (en) 2010-04-30 2019-07-16 ECOLE POLYTECHNIQUE FéDéRALE DE LAUSANNE Orthogonal differential vector signaling
US10985806B2 (en) 2010-04-30 2021-04-20 ECOLE POLYTECHNIQUE FéDéRALE DE LAUSANNE Orthogonal differential vector signaling
US9838017B2 (en) 2010-05-20 2017-12-05 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communcations interface
US9929818B2 (en) 2010-05-20 2018-03-27 Kandou Bus, S.A. Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
US9985634B2 (en) 2010-05-20 2018-05-29 Kandou Labs, S.A. Data-driven voltage regulator
US9692555B2 (en) 2010-05-20 2017-06-27 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US9825723B2 (en) 2010-05-20 2017-11-21 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US10044452B2 (en) 2010-05-20 2018-08-07 Kandou Labs, S.A. Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication
US10468078B2 (en) 2010-05-20 2019-11-05 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication
US10164809B2 (en) 2010-12-30 2018-12-25 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication
US9691450B1 (en) 2012-05-14 2017-06-27 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
US11374801B2 (en) 2013-04-16 2022-06-28 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US10091035B2 (en) 2013-04-16 2018-10-02 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9985745B2 (en) 2013-06-25 2018-05-29 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US10177812B2 (en) 2014-01-31 2019-01-08 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
US9806761B1 (en) 2014-01-31 2017-10-31 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
US11025359B2 (en) 2014-02-02 2021-06-01 Kandou Labs, S.A. Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US10348436B2 (en) 2014-02-02 2019-07-09 Kandou Labs, S.A. Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US11683113B2 (en) 2014-02-02 2023-06-20 Kandou Labs, S.A. Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US10805129B2 (en) 2014-02-28 2020-10-13 Kandou Labs, S.A. Clock-embedded vector signaling codes
US10020966B2 (en) 2014-02-28 2018-07-10 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US10374846B2 (en) 2014-02-28 2019-08-06 Kandou Labs, S.A. Clock-embedded vector signaling codes
US10333749B2 (en) 2014-05-13 2019-06-25 Kandou Labs, S.A. Vector signaling code with improved noise margin
US11240076B2 (en) 2014-05-13 2022-02-01 Kandou Labs, S.A. Vector signaling code with improved noise margin
US11716227B2 (en) 2014-05-13 2023-08-01 Kandou Labs, S.A. Vector signaling code with improved noise margin
US20150341133A1 (en) * 2014-05-20 2015-11-26 The United States Of America As Represented By The Secretary Of The Navy Wireless Polarization Modulation Method Using Polarization Shift Keying and Hadamard Multiplexing
US9350436B2 (en) * 2014-05-20 2016-05-24 The United States Of America As Represented By The Secretary Of The Navy Wireless polarization modulation method using polarization shift keying and hadamard multiplexing
US10091033B2 (en) 2014-06-25 2018-10-02 Kandou Labs, S.A. Multilevel driver for high speed chip-to-chip communications
US9917711B2 (en) 2014-06-25 2018-03-13 Kandou Labs, S.A. Multilevel driver for high speed chip-to-chip communications
US10320588B2 (en) 2014-07-10 2019-06-11 Kandou Labs, S.A. Vector signaling codes with increased signal to noise characteristics
US9900186B2 (en) 2014-07-10 2018-02-20 Kandou Labs, S.A. Vector signaling codes with increased signal to noise characteristics
US10404394B2 (en) 2014-07-17 2019-09-03 Kandou Labs, S.A. Bus reversible orthogonal differential vector signaling codes
US10003424B2 (en) 2014-07-17 2018-06-19 Kandou Labs, S.A. Bus reversible orthogonal differential vector signaling codes
US9893911B2 (en) 2014-07-21 2018-02-13 Kandou Labs, S.A. Multidrop data transfer
US10230549B2 (en) 2014-07-21 2019-03-12 Kandou Labs, S.A. Multidrop data transfer
US9838234B2 (en) 2014-08-01 2017-12-05 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US10652067B2 (en) 2014-08-01 2020-05-12 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US10122561B2 (en) 2014-08-01 2018-11-06 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US10243765B2 (en) 2014-10-22 2019-03-26 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
US11115249B2 (en) 2015-06-26 2021-09-07 Kandou Labs, S.A. High speed communications system
US11483187B2 (en) 2015-06-26 2022-10-25 Kandou Labs, S.A. High speed communications system
US11863358B2 (en) 2015-06-26 2024-01-02 Kandou Labs, S.A. High speed communications system
US9832046B2 (en) 2015-06-26 2017-11-28 Kandou Labs, S.A. High speed communications system
US10608850B2 (en) 2015-06-26 2020-03-31 Kandou Labs, S.A. High speed communications system
US10382235B2 (en) 2015-06-26 2019-08-13 Kandou Labs, S.A. High speed communications system
US10116472B2 (en) 2015-06-26 2018-10-30 Kandou Labs, S.A. High speed communications system
US10819541B2 (en) 2015-06-26 2020-10-27 Kandou Labs, S.A. High speed communications system
US10324876B2 (en) * 2015-11-25 2019-06-18 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US10055372B2 (en) * 2015-11-25 2018-08-21 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
WO2017091715A1 (en) * 2015-11-25 2017-06-01 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
US10003454B2 (en) 2016-04-22 2018-06-19 Kandou Labs, S.A. Sampler with low input kickback
US11606186B2 (en) 2016-04-22 2023-03-14 Kandou Labs, S.A. High performance phase locked loop
US11265140B2 (en) 2016-04-22 2022-03-01 Kandou Labs, S.A. High performance phase locked loop
US10057049B2 (en) 2016-04-22 2018-08-21 Kandou Labs, S.A. High performance phase locked loop
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
US10333741B2 (en) 2016-04-28 2019-06-25 Kandou Labs, S.A. Vector signaling codes for densely-routed wire groups
US10056903B2 (en) 2016-04-28 2018-08-21 Kandou Labs, S.A. Low power multilevel driver
US10355852B2 (en) 2016-08-31 2019-07-16 Kandou Labs, S.A. Lock detector for phase lock loop
US11018675B2 (en) 2016-09-16 2021-05-25 Kandou Labs, S.A. Matrix phase interpolator for phase locked loop
US11245402B2 (en) 2016-09-16 2022-02-08 Kandou Labs, S.A. Matrix phase interpolator for phase locked loop
US20180083809A1 (en) * 2016-09-16 2018-03-22 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10411922B2 (en) * 2016-09-16 2019-09-10 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10277431B2 (en) 2016-09-16 2019-04-30 Kandou Labs, S.A. Phase rotation circuit for eye scope measurements
US11632114B2 (en) 2016-09-16 2023-04-18 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10965290B2 (en) 2016-09-16 2021-03-30 Kandou Labs, S.A. Phase rotation circuit for eye scope measurements
US10200188B2 (en) 2016-10-21 2019-02-05 Kandou Labs, S.A. Quadrature and duty cycle error correction in matrix phase lock loop
US10372665B2 (en) 2016-10-24 2019-08-06 Kandou Labs, S.A. Multiphase data receiver with distributed DFE
US10200218B2 (en) 2016-10-24 2019-02-05 Kandou Labs, S.A. Multi-stage sampler with increased gain
US11804855B2 (en) 2017-04-14 2023-10-31 Kandou Labs, S.A. Pipelined forward error correction for vector signaling code channel
US11336302B2 (en) 2017-04-14 2022-05-17 Kandou Labs, S.A. Pipelined forward error correction for vector signaling code channel
US10666297B2 (en) 2017-04-14 2020-05-26 Kandou Labs, S.A. Pipelined forward error correction for vector signaling code channel
US11804845B2 (en) 2017-05-22 2023-10-31 Kandou Labs, S.A. Multi-modal data-driven clock recovery circuit
US10693473B2 (en) 2017-05-22 2020-06-23 Kandou Labs, S.A. Multi-modal data-driven clock recovery circuit
US11271571B2 (en) 2017-05-22 2022-03-08 Kandou Labs, S.A. Multi-modal data-driven clock recovery circuit
US11032110B2 (en) 2017-06-28 2021-06-08 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10581644B2 (en) 2017-06-28 2020-03-03 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US11477055B2 (en) 2017-06-28 2022-10-18 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US20220173883A1 (en) * 2017-07-04 2022-06-02 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US11251934B2 (en) * 2017-07-04 2022-02-15 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US11784782B2 (en) * 2017-07-04 2023-10-10 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US11563554B2 (en) * 2017-07-04 2023-01-24 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US10686583B2 (en) 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US11894926B2 (en) 2017-07-10 2024-02-06 Kandou Labs, S.A. Interleaved forward error correction over multiple transport channels
US11368247B2 (en) 2017-07-10 2022-06-21 Kandou Labs, S.A. Multi-wire permuted forward error correction
US10693587B2 (en) 2017-07-10 2020-06-23 Kandou Labs, S.A. Multi-wire permuted forward error correction
US10203226B1 (en) 2017-08-11 2019-02-12 Kandou Labs, S.A. Phase interpolation circuit
US10467177B2 (en) 2017-12-08 2019-11-05 Kandou Labs, S.A. High speed memory interface
US10326623B1 (en) 2017-12-08 2019-06-18 Kandou Labs, S.A. Methods and systems for providing multi-stage distributed decision feedback equalization
US10693688B2 (en) 2017-12-28 2020-06-23 Kandou Labs, S.A. Synchronously-switched multi-input demodulating comparator
US11469931B2 (en) 2017-12-28 2022-10-11 Kandou Labs, S.A. Synchronously-switched multi-input demodulating comparator
US11894961B2 (en) 2017-12-28 2024-02-06 Kandou Labs, S.A. Synchronously-switched multi-input demodulating comparator
US11063799B2 (en) 2017-12-28 2021-07-13 Kandou Labs, S.A. Synchronously-switched multi-input demodulating comparator
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
US10243614B1 (en) 2018-01-26 2019-03-26 Kandou Labs, S.A. Method and system for calibrating multi-wire skew
US11831472B1 (en) 2022-08-30 2023-11-28 Kandou Labs SA Pre-scaler for orthogonal differential vector signalling

Also Published As

Publication number Publication date
US20210288740A1 (en) 2021-09-16
CN105993151A (en) 2016-10-05
EP3100424B1 (en) 2023-06-07
CN110266615B (en) 2022-04-29
US20230336266A1 (en) 2023-10-19
EP3100424A1 (en) 2016-12-07
JP6882374B2 (en) 2021-06-02
US9258154B2 (en) 2016-02-09
CN105993151B (en) 2019-06-21
EP4236217A3 (en) 2023-09-13
US11025359B2 (en) 2021-06-01
US20190334647A1 (en) 2019-10-31
KR102299815B1 (en) 2021-09-10
US10348436B2 (en) 2019-07-09
US11683113B2 (en) 2023-06-20
CN110266615A (en) 2019-09-20
EP3100424C0 (en) 2023-06-07
WO2015117102A1 (en) 2015-08-06
KR20160117505A (en) 2016-10-10
EP4236217A2 (en) 2023-08-30
JP2018121362A (en) 2018-08-02
JP6538916B2 (en) 2019-07-03
JP6317474B2 (en) 2018-04-25
US9100232B1 (en) 2015-08-04
JP2019195184A (en) 2019-11-07
US20160173219A1 (en) 2016-06-16
US20150341193A1 (en) 2015-11-26
JP2017506048A (en) 2017-02-23

Similar Documents

Publication Publication Date Title
US11683113B2 (en) Method and apparatus for low power chip-to-chip communications with constrained ISI ratio
US10999106B2 (en) Multidrop data transfer
US9083576B1 (en) Methods and systems for error detection and correction using vector signal prediction
KR20090057073A (en) Method and apparatus for determining latch position for decision-feedback equalization using single-sided eye
KR102497840B1 (en) Skew detection and correction for orthogonal differential vector signaling codes
US20230379199A1 (en) Vector signaling code with improved noise margin
Guenach et al. Performance analysis of pre-equalized multilevel partial response schemes
Li Utilizing channel coding information in CIVA-based blind sequence detectors
Thian Reduced Complexity Robust MIMO Transceiver Design
KR20090012955A (en) Apparatus and method of increasing gain of multiple antenna usage in a multiple input multiple output communication system

Legal Events

Date Code Title Description
AS Assignment

Owner name: KANDOU LABS, S.A., SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HORMATI, ALI;SHOKROLLAHI, AMIN;ULRICH, ROGER;REEL/FRAME:035435/0464

Effective date: 20150415

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: COLUMBIA LAKE PARTNERS GROWTH LENDING I (LUXCO) S.

Free format text: SECURITY INTEREST;ASSIGNOR:KANDOU LABS S.A.;REEL/FRAME:048302/0125

Effective date: 20190131

Owner name: KREOS CAPITAL VI (UK) LIMITED, UNITED KINGDOM

Free format text: SECURITY INTEREST;ASSIGNOR:KANDOU LABS S.A.;REEL/FRAME:048302/0125

Effective date: 20190131

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8