US20150179438A1 - Gate stacks and ohmic contacts for sic devices - Google Patents
Gate stacks and ohmic contacts for sic devices Download PDFInfo
- Publication number
- US20150179438A1 US20150179438A1 US14/136,271 US201314136271A US2015179438A1 US 20150179438 A1 US20150179438 A1 US 20150179438A1 US 201314136271 A US201314136271 A US 201314136271A US 2015179438 A1 US2015179438 A1 US 2015179438A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- dielectric layer
- semiconductor substrate
- surface treatment
- plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 143
- 238000000034 method Methods 0.000 claims abstract description 76
- 230000008569 process Effects 0.000 claims abstract description 45
- 238000004381 surface treatment Methods 0.000 claims abstract description 44
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 34
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 32
- 229910052751 metal Inorganic materials 0.000 claims abstract description 22
- 239000002184 metal Substances 0.000 claims abstract description 22
- 238000011065 in-situ storage Methods 0.000 claims abstract description 13
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims abstract description 13
- 238000000151 deposition Methods 0.000 claims description 32
- 239000004065 semiconductor Substances 0.000 claims description 31
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 27
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 26
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 25
- 239000007789 gas Substances 0.000 claims description 23
- 238000000231 atomic layer deposition Methods 0.000 claims description 18
- 229910052757 nitrogen Inorganic materials 0.000 claims description 12
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 10
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 8
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 8
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 claims description 8
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 8
- 239000012080 ambient air Substances 0.000 claims description 8
- 238000004140 cleaning Methods 0.000 claims description 8
- 239000000243 solution Substances 0.000 claims description 8
- 238000010438 heat treatment Methods 0.000 claims description 7
- 239000002243 precursor Substances 0.000 claims description 6
- 239000001257 hydrogen Substances 0.000 claims description 5
- 229910052739 hydrogen Inorganic materials 0.000 claims description 5
- 239000000203 mixture Substances 0.000 claims description 5
- 238000005240 physical vapour deposition Methods 0.000 claims description 5
- 239000011787 zinc oxide Substances 0.000 claims description 5
- 229910021529 ammonia Inorganic materials 0.000 claims description 4
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims description 4
- VYIRVGYSUZPNLF-UHFFFAOYSA-N n-(tert-butylamino)silyl-2-methylpropan-2-amine Chemical compound CC(C)(C)N[SiH2]NC(C)(C)C VYIRVGYSUZPNLF-UHFFFAOYSA-N 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052738 indium Inorganic materials 0.000 claims description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 3
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- 239000010936 titanium Substances 0.000 claims description 3
- 229910000838 Al alloy Inorganic materials 0.000 claims description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 2
- 229910001199 N alloy Inorganic materials 0.000 claims description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 claims description 2
- 229910052733 gallium Inorganic materials 0.000 claims description 2
- 125000001339 silanediyl group Chemical group [H][Si]([H])(*)* 0.000 claims description 2
- 239000012686 silicon precursor Substances 0.000 claims description 2
- -1 titanium aluminum nitrogen Chemical compound 0.000 claims description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 2
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 claims description 2
- GIRKRMUMWJFNRI-UHFFFAOYSA-N tris(dimethylamino)silicon Chemical compound CN(C)[Si](N(C)C)N(C)C GIRKRMUMWJFNRI-UHFFFAOYSA-N 0.000 claims description 2
- VEDJZFSRVVQBIL-UHFFFAOYSA-N trisilane Chemical compound [SiH3][SiH2][SiH3] VEDJZFSRVVQBIL-UHFFFAOYSA-N 0.000 claims description 2
- 210000002381 plasma Anatomy 0.000 description 55
- 230000008021 deposition Effects 0.000 description 24
- 239000012530 fluid Substances 0.000 description 24
- 238000004544 sputter deposition Methods 0.000 description 21
- 238000012545 processing Methods 0.000 description 17
- 239000000463 material Substances 0.000 description 13
- 235000012431 wafers Nutrition 0.000 description 13
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 11
- 239000001301 oxygen Substances 0.000 description 11
- 229910052760 oxygen Inorganic materials 0.000 description 11
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910052799 carbon Inorganic materials 0.000 description 7
- 238000004891 communication Methods 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 239000000376 reactant Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000000356 contaminant Substances 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- 230000007246 mechanism Effects 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 125000004429 atom Chemical group 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000010926 purge Methods 0.000 description 3
- 238000005477 sputtering target Methods 0.000 description 3
- 238000011282 treatment Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 239000000872 buffer Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000003607 modifier Substances 0.000 description 2
- MWUXSHHQAYIFBG-UHFFFAOYSA-N nitrogen oxide Inorganic materials O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical group [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000001272 nitrous oxide Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052596 spinel Inorganic materials 0.000 description 1
- 239000011029 spinel Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000004557 technical material Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02301—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment in-situ cleaning
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0227—Pretreatment of the material to be coated by cleaning or etching
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/048—Making electrodes
- H01L21/0485—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present disclosure relates generally to methods and apparatuses for forming gate stacks and ohmic contacts in the manufacture of silicon carbide based microelectronic devices.
- FET devices based on using silicon carbide (SiC) as the semiconductor material are widely used in power applications, high temperature applications, and high frequency applications.
- SiC silicon carbide
- SiC has a wide band gap, high breakdown field, high saturation velocity, and high electron mobility.
- SiC also has a beneficial characteristic in that high quality silicon oxide dielectric layers can be grown on the surface of the SiC (e.g. similar to the growth of high quality silicon oxide on silicon).
- the growth of the silicon oxide layer releases free carbon from the SiC semiconductor and/or incorporates carbon contamination into the silicon oxide layer. Both of these phenomena result in decreased device performance.
- SiC substrates are cleaned and provided to a process chamber. In-situ plasma surface treatments are applied to further clean the surface of the substrate.
- a dielectric interface layer is deposited in-situ to passivate the surface.
- Metal layers having a low work function are deposited above the dielectric interface layer.
- the stack is annealed at about 500 C in forming gas to form low resistivity ohmic contacts to the SiC substrate.
- SiC substrates are cleaned and provided to a process chamber.
- In-situ plasma surface treatments are applied to further clean the surface of the substrate.
- a silicon oxide dielectric interface layer is deposited in-situ to passivate the surface.
- Optional plasma surface treatments are applied to further improve the performance of the silicon oxide dielectric interface layer.
- An aluminum oxide gate dielectric layer is deposited above the silicon oxide dielectric interface layer.
- FIG. 1 illustrates a cross-sectional schematic diagram of a typical semiconductor device.
- FIG. 2 illustrates a processing system enabling atomic layer deposition according to some embodiments.
- FIG. 3 illustrates a processing system enabling plasma surface treatment according to some embodiments.
- FIG. 4 illustrates a processing system enabling physical vapor deposition according to some embodiments.
- FIG. 5 illustrates a flow chart of methods according to some embodiments.
- FIG. 6 illustrates a flow chart of methods according to some embodiments.
- horizontal as used herein will be understood to be defined as a plane parallel to the plane or surface of the substrate, regardless of the orientation of the substrate.
- vertical will refer to a direction perpendicular to the horizontal as previously defined. Terms such as “above”, “below”, “bottom”, “top”, “side” (e.g. sidewall), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
- on means there is direct contact between the elements. The term “above” will allow for intervening elements.
- substrate may refer to any workpiece on which formation or treatment of material layers is desired.
- Substrates may include, without limitation, silicon, germanium, silicon-germanium alloys, gallium arsenide, indium gallium arsenide, indium gallium antimonide, silica, sapphire, zinc oxide, silicon carbide, aluminum nitride, Spinel, coated silicon, silicon on oxide, silicon carbide on oxide, glass, gallium nitride, indium nitride, and combinations (or alloys) thereof.
- substrate or “wafer” may be used interchangeably herein. Semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter.
- each of the layers discussed herein may be formed using any common formation technique such as atomic layer deposition (ALD), plasma enhanced atomic layer deposition (PE-ALD), atomic vapor deposition (AVD), ultraviolet assisted atomic layer deposition (UV-ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), or physical vapor deposition (PVD).
- ALD atomic layer deposition
- PE-ALD plasma enhanced atomic layer deposition
- AVD atomic vapor deposition
- UV-ALD ultraviolet assisted atomic layer deposition
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- PVD physical vapor deposition
- any of these techniques are suitable for forming each of the various layers discussed herein.
- teachings described herein are not limited by the technology used for the deposition process.
- FIG. 1 illustrates a schematic representation of substrate portions including a SiC FET device, 100 , in accordance with some embodiments.
- FET device 100 includes a high resistivity SiC substrate, 102 , and an undoped SiC buffer layer, 104 , deposited above the substrate.
- Substrate, 102 is typically a part of an overall wafer that may include other devices. Some of these devices may include silicon nitride, silicon oxide, polysilicon, or titanium nitride structures.
- An n-SiC active layer, 106 is deposited above the undoped SiC buffer layer.
- FET device, 100 also includes a conductive gate electrode, 112 .
- Gate electrode, 112 may include any suitable conductive material.
- gate electrode, 112 may comprise polysilicon.
- FET device, 100 also includes n+ source region, 108 , and n+ drain region, 110 , (or simply the source and drain) deposited on n-SiC active layer, 106 .
- Source region, 108 , and drain region, 110 are located on each side of gate electrode, 112 .
- Source region, 108 , and drain region, 110 may be formed by ion implantation.
- Source contact, 114 , and drain contact, 116 are deposited on the respective source region and drain region. Material selection and process conditions are chosen such that a contact having low resistivity is formed between the source and drain contacts and the respective source and drain regions.
- FIG. 2 is a simplified schematic diagram illustrating a processing chamber, or substrate processing tool configured to perform ALD.
- the processing chamber 200 is defined by a housing that includes a sidewall 205 and a lid 212 enclosing a chamber interior 201 .
- Processing chamber 200 also includes a substrate support 204 configured to hold a substrate 206 .
- the substrate support 204 may be any known substrate support, including but not limited to a vacuum chuck, electrostatic chuck or other known mechanisms.
- the substrate support 204 may include the ability to heat the substrate to a temperature between about 100 C and about 650 C.
- the heating from the substrate support provides the energy for the precursor and reactant gases to react and form the film on the surface of the substrate.
- the substrate support 204 is capable of both rotating around its own central axis 208 (referred to as “rotation” axis, which is congruent with a central axis of the substrate 206 ), and rotating around a second axis 210 (referred to as “revolution” axis).
- Other substrate supports such as an X-Y table, can also be used for moving the substrate.
- the substrate support 204 may move in a vertical direction, (i.e., away from or towards lid 212 ).
- a power source 224 provides power to plasma generation source 216 (e.g. for PEALD implementations). It should be appreciated that power source 224 may include a direct current (DC) power supply, a pulsed DC power supply, or a radio frequency (RF) power supply.
- DC direct current
- RF radio frequency
- the substrate 206 may be a conventional round 200 mm, 300 mm, 450 mm substrate, or any other larger or smaller substrate/wafer size. In some embodiments, the substrate 206 may be a square, rectangular, or other shaped substrate. One skilled in the art will appreciate that the substrate 206 may be a blanket substrate, a coupon (e.g., partial wafer), or even a patterned substrate having predefined regions. In some embodiments, the substrate 206 may have regions defined through the processing described herein.
- the chamber 200 in FIG. 2 includes a lid 212 , through which plasma generation source (or system) 216 extends (e.g. for PEALD implementations).
- Fluid inlets 214 and 218 extend into chamber interior 201 through sidewalls (or a base) 205 of the chamber 200 .
- Fluid inlet 214 is in fluid communication with fluid source 220
- fluid inlet 218 is in fluid communication with fluid source 222 .
- fluid inlets 214 and 218 may be in fluid communication with the same fluid source. It should be appreciated that fluid inlets 214 and 218 may extend around a surface of the substrate 206 so that a perimeter of substrate 206 is encompassed by fluid inlets 214 and 218 .
- fluid inlets 214 and 218 are configured as ring portions surrounding substrate 206 .
- fluid inlets 214 and 218 are movable to vertically translate along with the substrate support 204 so that each fluid inlet remains proximate to an edge of substrate 206 .
- the ring portions may be coupled to an appropriate drive such as a worm gear, linear drive, etc., so that the fluid inlets 214 and 218 track the movement of the substrate and substrate support.
- the plasma generation source 216 is operable to provide a plasma activated species.
- “Plasma activated species” refers to reactive atomic and molecular radicals converted from the precursor gas (and/or the reactant gas) through interaction with the plasma.
- the plasma also consists of non-charged species (e.g., radicals) and charged species (e.g., ions and electrons).
- the plasma activated species provided by plasma generation source 216 may have a non-reactive outer portion 240 surrounding a reactive inner portion 242 .
- Plasma generation source 216 may be a commercially available inductively coupled radio frequency (RF) plasma generation source.
- RF radio frequency
- showerhead 226 diffuses the flow of plasma activated species through a number of injection ports into multiple paths 244 .
- Some PEALD processes do not use showerheads.
- the plasma activated species are not generated and the precursor gases, the purge gases, and the reactant gases are simply dispersed through the showerhead and onto the surface of the substrate.
- showerhead body 236 and showerhead 226 are suspended in chamber interior 201 above substrate 206 .
- showerhead 226 and showerhead body 236 may be vertically translatable (i.e., movable) within chamber interior 201 by means of showerhead translator 234 .
- showerhead translator 234 may include any appropriate drive such as a worm gear, linear drive, etc., and may be operable to translate showerhead 226 dynamically as processing continues.
- An additional fluid source 228 may be coupled to (i.e., in fluid communication with) showerhead 226 .
- Fluid source 228 may provide, for example, an inert gas to the showerhead during processing.
- the showerhead 226 is grounded.
- a power supply (and controller) 230 may also be provided to control and modulate a charge on the showerhead 226 and/or control showerhead translator 234 .
- showerhead translator 234 may be controlled by controller 232 and powered by power supply 224 , or any other suitable source of power and control may be used.
- one or more vacuum pumps 248 may be in fluid communication with chamber interior 201 via exhaust port 238 .
- Exhaust port 238 may be located on any convenient or effective area of chamber 200 . There may be multiple exhaust ports.
- showerhead 226 or showerhead body 236 may have an independent exhaust port, for example to exhaust fluids introduced into showerhead 226 by fluid source 228 .
- An exhaust may be a multi-port ring near the substrate (not shown) as a counterpart to distribution ring 215 .
- the chamber 200 also includes a controller (or control sub-system) 232 in operable communication with the other components of the chamber 200 , such as fluid sources 220 , 222 , and 228 , power supply 224 , etc. (for drawing simplicity, not all connections are shown).
- the controller 232 may include a processor, memory such as random access memory (RAM), and a storage device such as a hard disk drive.
- the controller 232 is configured to control the operation of the chamber 200 to perform the methods and processes described herein.
- FIG. 3 illustrates the overall layout of some embodiments of a system enabling a surface treatment using a remote plasma source.
- a process chamber, 300 is provided.
- a remote plasma source, 302 is mounted on a chamber lid, 304 , either directly as illustrated or through a short flange.
- the plasma, 306 is entrained into a central gas flow, 308 , which is directed toward a showerhead, 310 .
- the showerhead is disposed within the processing chamber between the remote plasma source and the substrate and is in close proximity to the substrate, 312 .
- the showerhead is operable to provide exposure of reactive species from the remote plasma source to deposit materials on the substrate.
- a substrate positioning system, 314 can position the substrate, 312 , directly under the showerhead, 310 .
- the substrate positioning system can provide two displaced axes of rotation, 316 , and 318 .
- the two-axis rotation configuration illustrated can provide 360° of rotation for the upper rotation (providing an angular coordinate) and 60° of rotation for the lower axis (approximating a radial coordinate) to provide all possible substrate positions.
- other positioning systems such as X-Y translators can also be used.
- substrate support, 322 may move in a vertical direction. It should be appreciated that the rotation and movement in the vertical direction may be achieved through known drive mechanisms which include magnetic drives, linear drives, worm screws, lead screws, a differentially pumped rotary feed through drive, etc.
- the substrate support, 322 can include a substrate heater (e.g., resistive or inductive) and can be sized to be larger than the largest substrate to be processed. Substrate temperatures for most surface treatment applications are less than 700 C, although any suitable heater power and range of temperature control.
- the substrate support, 322 can also be configured to provide a gas purge flow, 324 , for example from the edges of the support, using argon, helium, or any other gas that is not reactive under the process conditions.
- Plasmas are widely used for a variety of treatment and layer deposition tasks in semiconductor fabrication. These applications include subtractive processes such as wafer precleaning, contaminant removal, native oxide removal, photoresist removal, additive processes such as plasma enhanced deposition, and treatment processes such as oxidation, nitridation, or hydridation of a layer both during and after formation. “Remote” plasma sources are frequently used, where the plasma is located at some distance from the surface to be treated or substrate on which a layer is to be formed. The distance allows some adjusting of the charged particles in the plasma.
- the density of ions and electrons can be adjusted by distance, the electrons and ions can be removed from the generated plasma using suitable electrode configurations such as a grounded metal showerhead, so that, for example, only atomic radicals and molecule radicals (but not ions) reach the substrate.
- the plasma generator for a remote plasma source can use any known means of coupling energy into atoms or molecules to ionize them and create a plasma.
- the energy source can be, for example, electromagnetic energy such as microwaves, radio frequency energy, or lasers.
- FIG. 4 is a simplified schematic diagram illustrating an alternate sputter chamber configured to perform processing according to some embodiments.
- Processing chamber 400 includes a bottom chamber portion 402 disposed under top chamber portion 418 .
- substrate support 404 is configured to hold a substrate 406 disposed thereon and can be any known substrate support, including but not limited to, a vacuum chuck, electrostatic chuck or other known mechanisms.
- Substrate support 404 is capable of both rotating around its own central axis 408 (referred to as “rotation” axis), and rotating around an exterior axis 410 (referred to as “revolution” axis).
- Other substrate supports, such as an X-Y table, can also be used.
- substrate support 404 may move in a vertical direction.
- Power source 426 provides a bias power to substrate support 404 and substrate 406 , and produces a bias voltage on substrate 406 .
- Substrate 406 can be a conventional round 200 mm, 300 mm, 450 mm, or any other larger or smaller substrate/wafer size. In some embodiments, substrate 406 can be square, rectangular, or any other suitable shape.
- substrate 406 can be a blanket substrate, a coupon (e.g., partial wafer), or even a patterned substrate having predefined regions.
- Top chamber portion 418 of chamber 400 in FIG. 4 includes shield 412 , which defines a confinement region over a radial portion of substrate 406 .
- Shield 412 is a sleeve having a base (optionally integrated with the shield) and an optional top within chamber 400 that can be used to confine a plasma generated therein.
- the generated plasma dislodges atoms from a sputtering target (causing material to be ejected from the sputtering target) and the sputtered atoms are deposited on a region of the substrate 406 .
- Deposition can be performed in an inert gas atmosphere (e.g., an argon carrier gas) to deposit materials such as pure metals, or in the presence of reactive gases such as nitrogen or oxygen to deposit molecules such as metal oxides or metal nitrides.
- an inert gas atmosphere e.g., an argon carrier gas
- reactive gases such as nitrogen or oxygen
- molecules such as metal oxides or metal nitrides.
- Neutral atoms or molecules (optionally in an excited electronic state) can be deposited.
- ions can be deposited, in which case a substrate bias voltage can be used advantageously to tune the energy of the ions arriving at the site-isolated region.
- Chamber pressure and gas flow rates can be adjusted to control the process; for example, the stoichiometry of layers formed in a reactive atmosphere can be tuned by adjusting the relative flow rate of the reactive gas(es).
- Shield 412 is capable of being moved in and out of chamber 400 , (i.e., the shield is a replaceable insert). Shield 412 includes an optional top portion, sidewalls and a base. In some embodiments, shield 412 is configured in a cylindrical shape, however, the shield may be any suitable shape and is not limited to a cylindrical shape.
- the base of shield 412 includes an aperture 414 through which a region of the surface of substrate 406 (or the entire substrate) is exposed for deposition or some other suitable semiconductor processing operations.
- a sputtering source shutter, 422 can also be included.
- Sputtering source shutter 422 functions to seal off a deposition source when the deposition source may not be used for the processing in some embodiments.
- two sputtering sources 416 are illustrated in FIG. 4 .
- Sputtering sources 416 are moveable in a vertical direction so that one or both of the sources can be lifted from the slots of the shield. While two sputtering sources are illustrated, any number of sputtering sources can be included, constrained only by space limitations, (e.g., one, three, four or more sputtering sources can be included).
- Typical embodiments for combinatorial processing can include 4 to 6 sputtering sources.
- the plurality of sputtering sources may be referred to as a cluster of sputtering sources.
- Sputtering source shutter 422 can be moved to isolate the lifted sputtering sources from the processing area defined within shield 412 . In this manner, the sputtering sources can be isolated from certain processes when desired. It should be appreciated that sputtering source shutter 422 can be integrated with the top of the shield 412 to cover the opening as the sputtering source is lifted or a sputtering source shutter 422 can be used for each site-isolated region.
- Top chamber portion 418 of chamber 400 of FIG. 4 includes sidewalls and a top plate which house shield 412 .
- Arm extensions 416 a which are fixed to sputtering sources 416 can be attached to a suitable drive, (e.g., lead screw, worm gear, etc.), configured to vertically move sputtering sources 416 toward or away from a top plate of top chamber portion 418 .
- the sputtering target is positioned such that the target-to-substrate spacing is from about 20 mm to about 100 mm from the substrate, which is much closer than the typical spacing of 80-300 mm used in most sputtering systems.
- the target-to-substrate spacing is from about 50 mm to about 75 mm. A larger spacing can reduce the deposition rate while a smaller spacing can make it difficult to strike and sustain the plasma.
- FIG. 5 illustrates a flow chart of methods according to some embodiments.
- a substrate is provided.
- the substrate may include silicon carbide.
- the semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter.
- a wet clean process is performed on the surface of the substrate.
- An example of a suitable wet cleaning process for SiC substrates includes a first step including exposing the substrate to a mixture of sulfuric acid and hydrogen peroxide.
- a second step involves applying an RCA clean solution to the surface of the substrate.
- the RCA clean may be followed by a final clean in a 1% hydrofluoric acid solution for about 60 seconds.
- a plasma surface treatment may be applied to the surface of the substrate after it has been placed into the process chamber.
- An example of a suitable plasma surface treatment includes the exposure of the surface of the substrate to activated species such as H* or N* to remove surface oxides and other contaminants. Gases used to generate the activated species may include at least one of hydrogen, nitrogen or ammonia, among others.
- the surface treatment may be applied in a process chamber such as described with respect to FIG. 3 .
- a dielectric layer is deposited above the surface of the substrate.
- the dielectric layer is deposited on the surface without exposing the surface of the substrate to ambient air after the surface treatment and before the deposition of the dielectric layer.
- suitable dielectric layers include at least one of titanium oxide, zinc oxide, or indium gallium zinc oxide, among others.
- the dielectric layer will typically have a thickness of between about 1 nm and about 3 nm.
- the dielectric layer may be deposited using any common deposition process. In some embodiments, the dielectric layer is deposited using an ALD or a PEALD process. The dielectric layer deposition may be performed in a process chamber such as described with respect to FIG. 2 .
- a metal or conductor layer having a low workfunction is deposited above the dielectric layer.
- the metal layer is deposited on the surface without exposing the surface of the substrate to ambient air after the deposition of the dielectric layer and before the deposition of the metal layer.
- low workfunction materials include titanium, titanium aluminum alloy, and titanium aluminum nitrogen alloy, among others.
- the metal layer may be deposited using any common deposition process. In some embodiments, the metal layer is deposited using a PVD process. The metal layer deposition may be performed in a process chamber such as described with respect to FIG. 4 .
- the stack e.g. substrate-dielectric layer-metal layer
- the stack is heated to a temperature in a range of about 400 C to about 600 C.
- the stack is heated to a temperature of about 500 C.
- the heating may be performed in an atmosphere that includes forming gas (e.g. a mixture of ⁇ 4 volume % hydrogen in nitrogen).
- the use of a low workfunction metal as the contact material to a clean SiC surface results in a good ohmic contact due to the small barrier height formed at the semiconductor-metal interface.
- the thin dielectric layer prevents the constituents of the semiconductor (i.e. silicon and carbon) from reacting with the constituents of the metal layer (i.e. titanium, aluminum, or nitrogen). Reactions between the semiconductor and the metal layer lead to the formation of compounds that may not be beneficial to the long term performance of the device. Therefore, proper selection of metal or metal alloy materials that do not react with the SiC semiconductor can lead to the formation of devices with improved reliability and durability.
- FIG. 6 illustrates a flow chart of methods according to some embodiments.
- a substrate is provided.
- the substrate may include silicon carbide.
- the semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter.
- a wet clean process is performed on the surface of the substrate.
- An example of a suitable wet cleaning process for SiC substrates includes a first step including exposing the substrate to a mixture of sulfuric acid and hydrogen peroxide.
- a second step involves applying an RCA clean solution to the surface of the substrate.
- the RCA clean may be followed by a final clean in a 1% hydrofluoric acid solution for about 60 seconds.
- a plasma surface treatment may be applied to the surface of the substrate after it has been placed into the process chamber.
- An example of a suitable plasma surface treatment includes the exposure of the surface of the substrate to activated species such as H* or N* to remove surface oxides and other contaminants. Gases used to generate the activated species may include at least one of hydrogen, nitrogen or ammonia, among others.
- the plasma surface clean includes activated H* species to remove hydrocarbons and any remaining surface oxides from the surface.
- the surface treatment may be applied in a process chamber such as described with respect to FIG. 3 .
- a silicon oxide dielectric layer is deposited above the surface of the substrate.
- the silicon oxide dielectric layer is deposited on the surface without exposing the surface of the substrate to ambient air after the surface treatment and before the deposition of the silicon oxide dielectric layer.
- the silicon oxide dielectric layer will typically have a thickness of between about 1 nm and about 2 nm.
- the silicon oxide dielectric layer may be deposited using any common deposition process. In some embodiments, the dielectric layer is deposited using an ALD or a PEALD process.
- suitable silicon precursors for the deposition of the silicon oxide include tris[dimethylamino]silane (3DMAS), bis(tertiary-butyl-amino)silane (BTBAS), trisilane, and H 2 Si[N(C 2 H 5 ) 2 ] 2 , among others.
- suitable reactants for the deposition of the silicon oxide include ozone, water, or oxygen plasma, among others.
- the silicon oxide layer is typically deposited at a substrate temperature between about 50 C and about 400 C.
- the silicon oxide layer deposition may be performed in a process chamber such as described with respect to FIG. 2 .
- an optional oxygen plasma surface treatment may be applied to the surface of the silicon oxide layer.
- the oxygen plasma surface treatment is applied to the surface without exposing the surface of the substrate to ambient air after the deposition of the silicon oxide dielectric layer.
- An example of a suitable oxygen plasma surface treatment includes the exposure of the surface of the substrate to activated species such as O* to remove oxygen vacancies, free carbon, and any other contaminants. Gases used to generate the activated species may include oxygen, or ozone, among others.
- the surface treatment may be applied in a process chamber such as described with respect to FIG. 3 .
- an optional nitrogen plasma surface treatment may be applied to the surface of the silicon oxide layer.
- the nitrogen plasma surface treatment is applied to the surface without exposing the surface of the substrate to ambient air after the deposition of the silicon oxide dielectric layer.
- An example of a suitable nitrogen plasma surface treatment includes the exposure of the surface of the substrate to activated species such as N* to form an oxy-nitride material. Gases used to generate the activated species may include nitrogen, or nitrous oxide, among others.
- the surface treatment may be applied in a process chamber such as described with respect to FIG. 3 . In some embodiments, both the oxygen plasma surface treatment and the nitrogen plasma surface treatment are applied to the surface of the silicon oxide dielectric layer.
- an aluminum oxide layer may be deposited above the silicon oxide layer.
- the aluminum oxide layer is deposited above the silicon oxide layer without exposing the substrate to ambient air after the deposition (and/or plasma surface treatment(s)) of the silicon oxide dielectric layer.
- the aluminum oxide layer may serve as a gate dielectric layer.
- the aluminum oxide layer typically has a thickness between about 5 nm and about 10 nm.
- the aluminum oxide layer may be deposited using any common deposition process.
- the dielectric layer is deposited using an ALD or a PEALD process.
- An example of a suitable aluminum precursor for the deposition of the aluminum oxide includes trimethyl aluminum, among others. Examples of suitable reactants for the deposition of the aluminum oxide include ozone, water, or oxygen plasma, among others.
- the aluminum oxide layer deposition may be performed in a process chamber such as described with respect to FIG. 2 . Alternatively, the aluminum oxide may be deposited by alternate processes such as metal organic chemical vapor deposition (MOCVD).
- MOCVD metal organic chemical vapor
- a gate electrode layer is deposited on the aluminum oxide layer.
- the gate electrode layer includes doped polysilicon.
- the polysilicon layer may be deposited using known processes.
- the use of the in-situ deposition of the silicon oxide layer may reduce the interface density at the semiconductor interface, leading to improved performance.
- the use of the in-situ oxygen plasma surface treatment may be effective to remove oxygen vacancies, free carbon, and any other contaminants. This is especially useful for removing the free carbon that may be present at the interface.
- the use of the in-situ nitrogen plasma surface treatment may be effective to form an oxy-nitride material. The nitridation of the silicon oxide dielectric layer will further reduce the density of interface states and improve the reliability of the silicon oxide dielectric layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Ceramic Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- The present disclosure relates generally to methods and apparatuses for forming gate stacks and ohmic contacts in the manufacture of silicon carbide based microelectronic devices.
- Field effect transistor (FET) devices based on using silicon carbide (SiC) as the semiconductor material are widely used in power applications, high temperature applications, and high frequency applications. SiC has a wide band gap, high breakdown field, high saturation velocity, and high electron mobility. SiC also has a beneficial characteristic in that high quality silicon oxide dielectric layers can be grown on the surface of the SiC (e.g. similar to the growth of high quality silicon oxide on silicon). However, the growth of the silicon oxide layer releases free carbon from the SiC semiconductor and/or incorporates carbon contamination into the silicon oxide layer. Both of these phenomena result in decreased device performance.
- Another issue regarding the development and manufacture of FET devices based on SiC involves the formation of high quality ohmic contacts to the SiC material. Typically, metals such as nickel are used in the contact materials. The substrates must be heated to temperatures in the range of about 950 C to about 1000 C to form low resistivity nickel silicides. This high thermal budget may degrade the device performance and lead to poor reliability and poor durability.
- Many problems arise in fabricating working devices using SiC semiconductors described above. Defects at the semiconductor-dielectric interface can propagate and lead to lower device performance. Further, the aggregation of free carbon at the interface can present a challenge in both the gate stack and in forming low resistivity ohmic contacts to the semiconductor material.
- The following summary of the disclosure is included in order to provide a basic understanding of some aspects and features of the invention. This summary is not an extensive overview of the invention and as such it is not intended to particularly identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented below.
- In some embodiments, SiC substrates are cleaned and provided to a process chamber. In-situ plasma surface treatments are applied to further clean the surface of the substrate. A dielectric interface layer is deposited in-situ to passivate the surface. Metal layers having a low work function are deposited above the dielectric interface layer. The stack is annealed at about 500 C in forming gas to form low resistivity ohmic contacts to the SiC substrate.
- In some embodiments, SiC substrates are cleaned and provided to a process chamber. In-situ plasma surface treatments are applied to further clean the surface of the substrate. A silicon oxide dielectric interface layer is deposited in-situ to passivate the surface. Optional plasma surface treatments are applied to further improve the performance of the silicon oxide dielectric interface layer. An aluminum oxide gate dielectric layer is deposited above the silicon oxide dielectric interface layer.
- To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. The drawings are not to scale and the relative dimensions of various elements in the drawings are depicted schematically and not necessarily to scale.
- The techniques of the present invention can readily be understood by considering the following detailed description in conjunction with the accompanying drawings, in which:
-
FIG. 1 illustrates a cross-sectional schematic diagram of a typical semiconductor device. -
FIG. 2 illustrates a processing system enabling atomic layer deposition according to some embodiments. -
FIG. 3 illustrates a processing system enabling plasma surface treatment according to some embodiments. -
FIG. 4 illustrates a processing system enabling physical vapor deposition according to some embodiments. -
FIG. 5 illustrates a flow chart of methods according to some embodiments. -
FIG. 6 illustrates a flow chart of methods according to some embodiments. - A detailed description of one or more embodiments is provided below along with accompanying figures. The detailed description is provided in connection with such embodiments, but is not limited to any particular example. The scope is limited only by the claims and numerous alternatives, modifications, and equivalents are encompassed. Numerous specific details are set forth in the following description in order to provide a thorough understanding. These details are provided for the purpose of example and the described techniques may be practiced according to the claims without some or all of these specific details. For the purpose of clarity, technical material that is known in the technical fields related to the embodiments has not been described in detail to avoid unnecessarily obscuring the description.
- It must be noted that as used herein and in the claims, the singular forms “a,” “an,” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a layer” includes two or more layers, and so forth.
- Where a range of values is provided, it is understood that each intervening value, to the tenth of the unit of the lower limit unless the context clearly dictates otherwise, between the upper and lower limit of that range, and any other stated or intervening value in that stated range, is encompassed within the invention. The upper and lower limits of these smaller ranges may independently be included in the smaller ranges, and are also encompassed within the invention, subject to any specifically excluded limit in the stated range. Where the stated range includes one or both of the limits, ranges excluding either or both of those included limits are also included in the invention. Where the modifier “about” or “approximately” is used, the stated quantity can vary by up to 10%. Where the modifier “substantially equal to” or “substantially the same” is used, the two quantities may vary from each other by no more than 5%.
- The term “horizontal” as used herein will be understood to be defined as a plane parallel to the plane or surface of the substrate, regardless of the orientation of the substrate. The term “vertical” will refer to a direction perpendicular to the horizontal as previously defined. Terms such as “above”, “below”, “bottom”, “top”, “side” (e.g. sidewall), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane. The term “on” means there is direct contact between the elements. The term “above” will allow for intervening elements.
- The term “substrate” as used herein may refer to any workpiece on which formation or treatment of material layers is desired. Substrates may include, without limitation, silicon, germanium, silicon-germanium alloys, gallium arsenide, indium gallium arsenide, indium gallium antimonide, silica, sapphire, zinc oxide, silicon carbide, aluminum nitride, Spinel, coated silicon, silicon on oxide, silicon carbide on oxide, glass, gallium nitride, indium nitride, and combinations (or alloys) thereof. The term “substrate” or “wafer” may be used interchangeably herein. Semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter.
- Those skilled in the art will appreciate that each of the layers discussed herein may be formed using any common formation technique such as atomic layer deposition (ALD), plasma enhanced atomic layer deposition (PE-ALD), atomic vapor deposition (AVD), ultraviolet assisted atomic layer deposition (UV-ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), or physical vapor deposition (PVD). Generally, because of the complex morphology of the device structure, ALD, PE-ALD, AVD, or CVD are preferred methods of formation. However, any of these techniques are suitable for forming each of the various layers discussed herein. Those skilled in the art will appreciate that the teachings described herein are not limited by the technology used for the deposition process.
- A brief description of generic semiconductor device examples is presented below to provide better understanding of various processes. Specifically,
FIG. 1 illustrates a schematic representation of substrate portions including a SiC FET device, 100, in accordance with some embodiments.FET device 100 includes a high resistivity SiC substrate, 102, and an undoped SiC buffer layer, 104, deposited above the substrate. Substrate, 102, is typically a part of an overall wafer that may include other devices. Some of these devices may include silicon nitride, silicon oxide, polysilicon, or titanium nitride structures. An n-SiC active layer, 106, is deposited above the undoped SiC buffer layer. - FET device, 100, also includes a conductive gate electrode, 112. Gate electrode, 112, may include any suitable conductive material. In some embodiments, gate electrode, 112, may comprise polysilicon.
- FET device, 100, also includes n+ source region, 108, and n+ drain region, 110, (or simply the source and drain) deposited on n-SiC active layer, 106. Source region, 108, and drain region, 110, are located on each side of gate electrode, 112. Source region, 108, and drain region, 110, may be formed by ion implantation. Source contact, 114, and drain contact, 116, are deposited on the respective source region and drain region. Material selection and process conditions are chosen such that a contact having low resistivity is formed between the source and drain contacts and the respective source and drain regions.
-
FIG. 2 is a simplified schematic diagram illustrating a processing chamber, or substrate processing tool configured to perform ALD. In the interest of brevity, the illustration presented inFIG. 2 includes hardware for both thermally activated ALD as well as PEALD. Theprocessing chamber 200 is defined by a housing that includes a sidewall 205 and alid 212 enclosing achamber interior 201.Processing chamber 200 also includes asubstrate support 204 configured to hold asubstrate 206. Thesubstrate support 204 may be any known substrate support, including but not limited to a vacuum chuck, electrostatic chuck or other known mechanisms. Thesubstrate support 204 may include the ability to heat the substrate to a temperature between about 100 C and about 650 C. In those embodiments wherein thermally activated ALD processes are implemented, the heating from the substrate support provides the energy for the precursor and reactant gases to react and form the film on the surface of the substrate. Thesubstrate support 204 is capable of both rotating around its own central axis 208 (referred to as “rotation” axis, which is congruent with a central axis of the substrate 206), and rotating around a second axis 210 (referred to as “revolution” axis). Other substrate supports, such as an X-Y table, can also be used for moving the substrate. In addition, thesubstrate support 204 may move in a vertical direction, (i.e., away from or towards lid 212). Rotation, and movement in the vertical direction may be achieved through known drive mechanisms which include magnetic drives, linear drives, worm screws, lead screws, a differentially pumped rotary feed through drive, etc. Apower source 224 provides power to plasma generation source 216 (e.g. for PEALD implementations). It should be appreciated thatpower source 224 may include a direct current (DC) power supply, a pulsed DC power supply, or a radio frequency (RF) power supply. - The
substrate 206 may be aconventional round 200 mm, 300 mm, 450 mm substrate, or any other larger or smaller substrate/wafer size. In some embodiments, thesubstrate 206 may be a square, rectangular, or other shaped substrate. One skilled in the art will appreciate that thesubstrate 206 may be a blanket substrate, a coupon (e.g., partial wafer), or even a patterned substrate having predefined regions. In some embodiments, thesubstrate 206 may have regions defined through the processing described herein. - The
chamber 200 inFIG. 2 includes alid 212, through which plasma generation source (or system) 216 extends (e.g. for PEALD implementations).Fluid inlets chamber interior 201 through sidewalls (or a base) 205 of thechamber 200.Fluid inlet 214 is in fluid communication withfluid source 220, whilefluid inlet 218 is in fluid communication withfluid source 222. In other embodiment,fluid inlets fluid inlets substrate 206 so that a perimeter ofsubstrate 206 is encompassed byfluid inlets fluid inlets portions surrounding substrate 206. - In some embodiments,
fluid inlets substrate support 204 so that each fluid inlet remains proximate to an edge ofsubstrate 206. For example, the ring portions may be coupled to an appropriate drive such as a worm gear, linear drive, etc., so that thefluid inlets - The
plasma generation source 216 is operable to provide a plasma activated species. “Plasma activated species” refers to reactive atomic and molecular radicals converted from the precursor gas (and/or the reactant gas) through interaction with the plasma. The plasma also consists of non-charged species (e.g., radicals) and charged species (e.g., ions and electrons). The plasma activated species provided byplasma generation source 216 may have a non-reactiveouter portion 240 surrounding a reactiveinner portion 242.Plasma generation source 216 may be a commercially available inductively coupled radio frequency (RF) plasma generation source. - Plasma activated
species plasma generation source 216 throughshowerhead body 236 and intoshowerhead 226.Showerhead 226 diffuses the flow of plasma activated species through a number of injection ports intomultiple paths 244. Some PEALD processes do not use showerheads. In the implementation of thermally activated ALD, the plasma activated species are not generated and the precursor gases, the purge gases, and the reactant gases are simply dispersed through the showerhead and onto the surface of the substrate.Showerhead body 236 andshowerhead 226, as illustrated, are suspended inchamber interior 201 abovesubstrate 206.Showerhead 226 andshowerhead body 236 may be vertically translatable (i.e., movable) withinchamber interior 201 by means ofshowerhead translator 234.Showerhead translator 234 may include any appropriate drive such as a worm gear, linear drive, etc., and may be operable to translateshowerhead 226 dynamically as processing continues. - An additional
fluid source 228 may be coupled to (i.e., in fluid communication with)showerhead 226.Fluid source 228 may provide, for example, an inert gas to the showerhead during processing. In some embodiments, theshowerhead 226 is grounded. However, in other embodiments, a power supply (and controller) 230 may also be provided to control and modulate a charge on theshowerhead 226 and/orcontrol showerhead translator 234. Alternatively,showerhead translator 234 may be controlled bycontroller 232 and powered bypower supply 224, or any other suitable source of power and control may be used. - To remove excess precursors, purge gases, reactant gases, waste products, and other fluids from
chamber interior 201, one or more vacuum pumps 248 may be in fluid communication withchamber interior 201 viaexhaust port 238.Exhaust port 238 may be located on any convenient or effective area ofchamber 200. There may be multiple exhaust ports. In some embodiments,showerhead 226 orshowerhead body 236 may have an independent exhaust port, for example to exhaust fluids introduced intoshowerhead 226 byfluid source 228. An exhaust may be a multi-port ring near the substrate (not shown) as a counterpart todistribution ring 215. - The
chamber 200 also includes a controller (or control sub-system) 232 in operable communication with the other components of thechamber 200, such asfluid sources power supply 224, etc. (for drawing simplicity, not all connections are shown). Thecontroller 232 may include a processor, memory such as random access memory (RAM), and a storage device such as a hard disk drive. Thecontroller 232 is configured to control the operation of thechamber 200 to perform the methods and processes described herein. -
FIG. 3 illustrates the overall layout of some embodiments of a system enabling a surface treatment using a remote plasma source. A process chamber, 300, is provided. A remote plasma source, 302, is mounted on a chamber lid, 304, either directly as illustrated or through a short flange. The plasma, 306, is entrained into a central gas flow, 308, which is directed toward a showerhead, 310. The showerhead is disposed within the processing chamber between the remote plasma source and the substrate and is in close proximity to the substrate, 312. The showerhead is operable to provide exposure of reactive species from the remote plasma source to deposit materials on the substrate. A substrate positioning system, 314, can position the substrate, 312, directly under the showerhead, 310. As illustrated inFIG. 3 , the substrate positioning system can provide two displaced axes of rotation, 316, and 318. The two-axis rotation configuration illustrated can provide 360° of rotation for the upper rotation (providing an angular coordinate) and 60° of rotation for the lower axis (approximating a radial coordinate) to provide all possible substrate positions. Alternatively, other positioning systems such as X-Y translators can also be used. In addition, substrate support, 322, may move in a vertical direction. It should be appreciated that the rotation and movement in the vertical direction may be achieved through known drive mechanisms which include magnetic drives, linear drives, worm screws, lead screws, a differentially pumped rotary feed through drive, etc. - The substrate support, 322, can include a substrate heater (e.g., resistive or inductive) and can be sized to be larger than the largest substrate to be processed. Substrate temperatures for most surface treatment applications are less than 700 C, although any suitable heater power and range of temperature control. The substrate support, 322, can also be configured to provide a gas purge flow, 324, for example from the edges of the support, using argon, helium, or any other gas that is not reactive under the process conditions.
- Plasmas are widely used for a variety of treatment and layer deposition tasks in semiconductor fabrication. These applications include subtractive processes such as wafer precleaning, contaminant removal, native oxide removal, photoresist removal, additive processes such as plasma enhanced deposition, and treatment processes such as oxidation, nitridation, or hydridation of a layer both during and after formation. “Remote” plasma sources are frequently used, where the plasma is located at some distance from the surface to be treated or substrate on which a layer is to be formed. The distance allows some adjusting of the charged particles in the plasma. For example, the density of ions and electrons can be adjusted by distance, the electrons and ions can be removed from the generated plasma using suitable electrode configurations such as a grounded metal showerhead, so that, for example, only atomic radicals and molecule radicals (but not ions) reach the substrate.
- The plasma generator for a remote plasma source can use any known means of coupling energy into atoms or molecules to ionize them and create a plasma. The energy source can be, for example, electromagnetic energy such as microwaves, radio frequency energy, or lasers.
-
FIG. 4 is a simplified schematic diagram illustrating an alternate sputter chamber configured to perform processing according to some embodiments. Processing chamber 400 includes a bottom chamber portion 402 disposed under top chamber portion 418. Within bottom portion 402, substrate support 404 is configured to hold asubstrate 406 disposed thereon and can be any known substrate support, including but not limited to, a vacuum chuck, electrostatic chuck or other known mechanisms. Substrate support 404 is capable of both rotating around its own central axis 408 (referred to as “rotation” axis), and rotating around an exterior axis 410 (referred to as “revolution” axis). Other substrate supports, such as an X-Y table, can also be used. In addition, substrate support 404 may move in a vertical direction. It should be appreciated that the rotation and movement may be achieved through known drive mechanisms which include magnetic drives, linear drives, worm screws, lead screws, a differentially pumped rotary feed through drive, etc. Power source 426 provides a bias power to substrate support 404 andsubstrate 406, and produces a bias voltage onsubstrate 406.Substrate 406 can be aconventional round 200 mm, 300 mm, 450 mm, or any other larger or smaller substrate/wafer size. In some embodiments,substrate 406 can be square, rectangular, or any other suitable shape. One skilled in the art will appreciate thatsubstrate 406 can be a blanket substrate, a coupon (e.g., partial wafer), or even a patterned substrate having predefined regions. - Top chamber portion 418 of chamber 400 in
FIG. 4 includes shield 412, which defines a confinement region over a radial portion ofsubstrate 406. Shield 412 is a sleeve having a base (optionally integrated with the shield) and an optional top within chamber 400 that can be used to confine a plasma generated therein. The generated plasma dislodges atoms from a sputtering target (causing material to be ejected from the sputtering target) and the sputtered atoms are deposited on a region of thesubstrate 406. Deposition can be performed in an inert gas atmosphere (e.g., an argon carrier gas) to deposit materials such as pure metals, or in the presence of reactive gases such as nitrogen or oxygen to deposit molecules such as metal oxides or metal nitrides. Neutral atoms or molecules (optionally in an excited electronic state) can be deposited. Alternatively, ions can be deposited, in which case a substrate bias voltage can be used advantageously to tune the energy of the ions arriving at the site-isolated region. Chamber pressure and gas flow rates can be adjusted to control the process; for example, the stoichiometry of layers formed in a reactive atmosphere can be tuned by adjusting the relative flow rate of the reactive gas(es). - Shield 412 is capable of being moved in and out of chamber 400, (i.e., the shield is a replaceable insert). Shield 412 includes an optional top portion, sidewalls and a base. In some embodiments, shield 412 is configured in a cylindrical shape, however, the shield may be any suitable shape and is not limited to a cylindrical shape.
- The base of shield 412 includes an
aperture 414 through which a region of the surface of substrate 406 (or the entire substrate) is exposed for deposition or some other suitable semiconductor processing operations. - A sputtering source shutter, 422 can also be included. Sputtering source shutter 422 functions to seal off a deposition source when the deposition source may not be used for the processing in some embodiments. For example, two sputtering
sources 416 are illustrated inFIG. 4 . Sputteringsources 416 are moveable in a vertical direction so that one or both of the sources can be lifted from the slots of the shield. While two sputtering sources are illustrated, any number of sputtering sources can be included, constrained only by space limitations, (e.g., one, three, four or more sputtering sources can be included). Typical embodiments for combinatorial processing can include 4 to 6 sputtering sources. Where more than one sputtering source is included, the plurality of sputtering sources may be referred to as a cluster of sputtering sources. Sputtering source shutter 422 can be moved to isolate the lifted sputtering sources from the processing area defined within shield 412. In this manner, the sputtering sources can be isolated from certain processes when desired. It should be appreciated that sputtering source shutter 422 can be integrated with the top of the shield 412 to cover the opening as the sputtering source is lifted or a sputtering source shutter 422 can be used for each site-isolated region. - Top chamber portion 418 of chamber 400 of
FIG. 4 includes sidewalls and a top plate which house shield 412. Arm extensions 416 a, which are fixed to sputteringsources 416 can be attached to a suitable drive, (e.g., lead screw, worm gear, etc.), configured to vertically move sputteringsources 416 toward or away from a top plate of top chamber portion 418. In typical use for high deposition rate sputtering, the sputtering target is positioned such that the target-to-substrate spacing is from about 20 mm to about 100 mm from the substrate, which is much closer than the typical spacing of 80-300 mm used in most sputtering systems. In some embodiments, the target-to-substrate spacing is from about 50 mm to about 75 mm. A larger spacing can reduce the deposition rate while a smaller spacing can make it difficult to strike and sustain the plasma. -
FIG. 5 illustrates a flow chart of methods according to some embodiments. Instep 502, a substrate is provided. As discussed previously, the substrate may include silicon carbide. The semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter. - In
step 504, a wet clean process is performed on the surface of the substrate. An example of a suitable wet cleaning process for SiC substrates includes a first step including exposing the substrate to a mixture of sulfuric acid and hydrogen peroxide. A second step involves applying an RCA clean solution to the surface of the substrate. The RCA clean may be followed by a final clean in a 1% hydrofluoric acid solution for about 60 seconds. - In
step 506, a plasma surface treatment may be applied to the surface of the substrate after it has been placed into the process chamber. An example of a suitable plasma surface treatment includes the exposure of the surface of the substrate to activated species such as H* or N* to remove surface oxides and other contaminants. Gases used to generate the activated species may include at least one of hydrogen, nitrogen or ammonia, among others. The surface treatment may be applied in a process chamber such as described with respect toFIG. 3 . - In
step 508, a dielectric layer is deposited above the surface of the substrate. Advantageously, the dielectric layer is deposited on the surface without exposing the surface of the substrate to ambient air after the surface treatment and before the deposition of the dielectric layer. Examples of suitable dielectric layers include at least one of titanium oxide, zinc oxide, or indium gallium zinc oxide, among others. The dielectric layer will typically have a thickness of between about 1 nm and about 3 nm. The dielectric layer may be deposited using any common deposition process. In some embodiments, the dielectric layer is deposited using an ALD or a PEALD process. The dielectric layer deposition may be performed in a process chamber such as described with respect toFIG. 2 . - In
step 510, a metal or conductor layer having a low workfunction is deposited above the dielectric layer. Advantageously, the metal layer is deposited on the surface without exposing the surface of the substrate to ambient air after the deposition of the dielectric layer and before the deposition of the metal layer. Examples of low workfunction materials include titanium, titanium aluminum alloy, and titanium aluminum nitrogen alloy, among others. The metal layer may be deposited using any common deposition process. In some embodiments, the metal layer is deposited using a PVD process. The metal layer deposition may be performed in a process chamber such as described with respect toFIG. 4 . - In
step 512, the stack (e.g. substrate-dielectric layer-metal layer) is heated to a temperature in a range of about 400 C to about 600 C. Advantageously, the stack is heated to a temperature of about 500 C. The heating may be performed in an atmosphere that includes forming gas (e.g. a mixture of ≦4 volume % hydrogen in nitrogen). - The use of a low workfunction metal as the contact material to a clean SiC surface results in a good ohmic contact due to the small barrier height formed at the semiconductor-metal interface. The thin dielectric layer prevents the constituents of the semiconductor (i.e. silicon and carbon) from reacting with the constituents of the metal layer (i.e. titanium, aluminum, or nitrogen). Reactions between the semiconductor and the metal layer lead to the formation of compounds that may not be beneficial to the long term performance of the device. Therefore, proper selection of metal or metal alloy materials that do not react with the SiC semiconductor can lead to the formation of devices with improved reliability and durability.
-
FIG. 6 illustrates a flow chart of methods according to some embodiments. Instep 602, a substrate is provided. As discussed previously, the substrate may include silicon carbide. The semiconductor wafer shapes and sizes can vary and include commonly used round wafers of 50 mm, 100 mm, 150 mm, 200 mm, 300 mm, or 450 mm in diameter. - In
step 604, a wet clean process is performed on the surface of the substrate. An example of a suitable wet cleaning process for SiC substrates includes a first step including exposing the substrate to a mixture of sulfuric acid and hydrogen peroxide. A second step involves applying an RCA clean solution to the surface of the substrate. The RCA clean may be followed by a final clean in a 1% hydrofluoric acid solution for about 60 seconds. - In
step 606, a plasma surface treatment may be applied to the surface of the substrate after it has been placed into the process chamber. An example of a suitable plasma surface treatment includes the exposure of the surface of the substrate to activated species such as H* or N* to remove surface oxides and other contaminants. Gases used to generate the activated species may include at least one of hydrogen, nitrogen or ammonia, among others. In some embodiments, the plasma surface clean includes activated H* species to remove hydrocarbons and any remaining surface oxides from the surface. The surface treatment may be applied in a process chamber such as described with respect toFIG. 3 . - In
step 608, a silicon oxide dielectric layer is deposited above the surface of the substrate. Advantageously, the silicon oxide dielectric layer is deposited on the surface without exposing the surface of the substrate to ambient air after the surface treatment and before the deposition of the silicon oxide dielectric layer. The silicon oxide dielectric layer will typically have a thickness of between about 1 nm and about 2 nm. The silicon oxide dielectric layer may be deposited using any common deposition process. In some embodiments, the dielectric layer is deposited using an ALD or a PEALD process. Examples of suitable silicon precursors for the deposition of the silicon oxide include tris[dimethylamino]silane (3DMAS), bis(tertiary-butyl-amino)silane (BTBAS), trisilane, and H2Si[N(C2H5)2]2, among others. Examples of suitable reactants for the deposition of the silicon oxide include ozone, water, or oxygen plasma, among others. The silicon oxide layer is typically deposited at a substrate temperature between about 50 C and about 400 C. The silicon oxide layer deposition may be performed in a process chamber such as described with respect toFIG. 2 . - In
step 610, an optional oxygen plasma surface treatment may be applied to the surface of the silicon oxide layer. Advantageously, the oxygen plasma surface treatment is applied to the surface without exposing the surface of the substrate to ambient air after the deposition of the silicon oxide dielectric layer. An example of a suitable oxygen plasma surface treatment includes the exposure of the surface of the substrate to activated species such as O* to remove oxygen vacancies, free carbon, and any other contaminants. Gases used to generate the activated species may include oxygen, or ozone, among others. The surface treatment may be applied in a process chamber such as described with respect toFIG. 3 . - In
step 612, an optional nitrogen plasma surface treatment may be applied to the surface of the silicon oxide layer. Advantageously, the nitrogen plasma surface treatment is applied to the surface without exposing the surface of the substrate to ambient air after the deposition of the silicon oxide dielectric layer. An example of a suitable nitrogen plasma surface treatment includes the exposure of the surface of the substrate to activated species such as N* to form an oxy-nitride material. Gases used to generate the activated species may include nitrogen, or nitrous oxide, among others. The surface treatment may be applied in a process chamber such as described with respect toFIG. 3 . In some embodiments, both the oxygen plasma surface treatment and the nitrogen plasma surface treatment are applied to the surface of the silicon oxide dielectric layer. - In
step 614, an aluminum oxide layer may be deposited above the silicon oxide layer. Advantageously, the aluminum oxide layer is deposited above the silicon oxide layer without exposing the substrate to ambient air after the deposition (and/or plasma surface treatment(s)) of the silicon oxide dielectric layer. The aluminum oxide layer may serve as a gate dielectric layer. The aluminum oxide layer typically has a thickness between about 5 nm and about 10 nm. The aluminum oxide layer may be deposited using any common deposition process. In some embodiments, the dielectric layer is deposited using an ALD or a PEALD process. An example of a suitable aluminum precursor for the deposition of the aluminum oxide includes trimethyl aluminum, among others. Examples of suitable reactants for the deposition of the aluminum oxide include ozone, water, or oxygen plasma, among others. The aluminum oxide layer deposition may be performed in a process chamber such as described with respect toFIG. 2 . Alternatively, the aluminum oxide may be deposited by alternate processes such as metal organic chemical vapor deposition (MOCVD). - In
step 616, a gate electrode layer is deposited on the aluminum oxide layer. Typically, the gate electrode layer includes doped polysilicon. The polysilicon layer may be deposited using known processes. - The use of the in-situ deposition of the silicon oxide layer may reduce the interface density at the semiconductor interface, leading to improved performance. The use of the in-situ oxygen plasma surface treatment may be effective to remove oxygen vacancies, free carbon, and any other contaminants. This is especially useful for removing the free carbon that may be present at the interface. The use of the in-situ nitrogen plasma surface treatment may be effective to form an oxy-nitride material. The nitridation of the silicon oxide dielectric layer will further reduce the density of interface states and improve the reliability of the silicon oxide dielectric layer.
- Although the foregoing examples have been described in some detail for purposes of clarity of understanding, the invention is not limited to the details provided. There are many alternative ways of implementing the invention. The disclosed examples are illustrative and not restrictive.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/136,271 US9076651B1 (en) | 2013-12-20 | 2013-12-20 | Gate stacks and ohmic contacts for SiC devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/136,271 US9076651B1 (en) | 2013-12-20 | 2013-12-20 | Gate stacks and ohmic contacts for SiC devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150179438A1 true US20150179438A1 (en) | 2015-06-25 |
US9076651B1 US9076651B1 (en) | 2015-07-07 |
Family
ID=53400809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/136,271 Expired - Fee Related US9076651B1 (en) | 2013-12-20 | 2013-12-20 | Gate stacks and ohmic contacts for SiC devices |
Country Status (1)
Country | Link |
---|---|
US (1) | US9076651B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140134849A1 (en) * | 2012-11-09 | 2014-05-15 | Intermolecular Inc. | Combinatorial Site Isolated Plasma Assisted Deposition |
JP2017045943A (en) * | 2015-08-28 | 2017-03-02 | 富士電機株式会社 | Manufacturing method for nitride semiconductor device |
US10903071B2 (en) | 2017-02-14 | 2021-01-26 | Lam Research Corporation | Selective deposition of silicon oxide |
US10998187B2 (en) | 2017-04-19 | 2021-05-04 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
CN114678441A (en) * | 2022-05-30 | 2022-06-28 | 陕西半导体先导技术中心有限公司 | 4H-SiC field effect photoelectric transistor based on pre-oxidation treatment technology and preparation method thereof |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150303060A1 (en) * | 2014-04-16 | 2015-10-22 | Samsung Electronics Co., Ltd. | Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same |
CN105355550B (en) * | 2015-12-02 | 2018-05-01 | 中国科学院微电子研究所 | Low damage etching method for III-nitride |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6610615B1 (en) * | 2000-11-15 | 2003-08-26 | Intel Corporation | Plasma nitridation for reduced leakage gate dielectric layers |
US20030232491A1 (en) * | 2002-06-18 | 2003-12-18 | Fujitsu Limited | Semiconductor device fabrication method |
US20040232499A1 (en) * | 2002-10-29 | 2004-11-25 | Hynix Semiconductor Inc. | Transistor in semiconductor devices and method of fabricating the same |
US20040242021A1 (en) * | 2003-05-28 | 2004-12-02 | Applied Materials, Inc. | Method and apparatus for plasma nitridation of gate dielectrics using amplitude modulated radio-frequency energy |
US20050136580A1 (en) * | 2003-12-22 | 2005-06-23 | Luigi Colombo | Hydrogen free formation of gate electrodes |
US20050269635A1 (en) * | 2004-06-04 | 2005-12-08 | International Business Machines Corporation | Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics |
US20070134821A1 (en) * | 2004-11-22 | 2007-06-14 | Randhir Thakur | Cluster tool for advanced front-end processing |
US20090017603A1 (en) * | 2007-07-11 | 2009-01-15 | Jusung Engineering Co., Ltd. | Method of forming epitaxial layer |
US7645710B2 (en) * | 2006-03-09 | 2010-01-12 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US20100065855A1 (en) * | 2006-12-20 | 2010-03-18 | Showa Denko K.K. | Method of manufacturing group-iii nitride semiconductor light emitting device, group-iii nitride semiconductor light emitting device and lamp |
US8110490B2 (en) * | 2007-08-15 | 2012-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate oxide leakage reduction |
US20120094011A1 (en) * | 2010-10-15 | 2012-04-19 | Tokyo Electron Limited | Film deposition apparatus and film deposition method |
US8685815B2 (en) * | 2005-12-08 | 2014-04-01 | Micron Technology, Inc. | Hafnium tantalum titanium oxide films |
-
2013
- 2013-12-20 US US14/136,271 patent/US9076651B1/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6610615B1 (en) * | 2000-11-15 | 2003-08-26 | Intel Corporation | Plasma nitridation for reduced leakage gate dielectric layers |
US20030232491A1 (en) * | 2002-06-18 | 2003-12-18 | Fujitsu Limited | Semiconductor device fabrication method |
US20040232499A1 (en) * | 2002-10-29 | 2004-11-25 | Hynix Semiconductor Inc. | Transistor in semiconductor devices and method of fabricating the same |
US20040242021A1 (en) * | 2003-05-28 | 2004-12-02 | Applied Materials, Inc. | Method and apparatus for plasma nitridation of gate dielectrics using amplitude modulated radio-frequency energy |
US20050136580A1 (en) * | 2003-12-22 | 2005-06-23 | Luigi Colombo | Hydrogen free formation of gate electrodes |
US20050269635A1 (en) * | 2004-06-04 | 2005-12-08 | International Business Machines Corporation | Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics |
US20070134821A1 (en) * | 2004-11-22 | 2007-06-14 | Randhir Thakur | Cluster tool for advanced front-end processing |
US8685815B2 (en) * | 2005-12-08 | 2014-04-01 | Micron Technology, Inc. | Hafnium tantalum titanium oxide films |
US7645710B2 (en) * | 2006-03-09 | 2010-01-12 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US20100065855A1 (en) * | 2006-12-20 | 2010-03-18 | Showa Denko K.K. | Method of manufacturing group-iii nitride semiconductor light emitting device, group-iii nitride semiconductor light emitting device and lamp |
US20090017603A1 (en) * | 2007-07-11 | 2009-01-15 | Jusung Engineering Co., Ltd. | Method of forming epitaxial layer |
US8110490B2 (en) * | 2007-08-15 | 2012-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate oxide leakage reduction |
US20120094011A1 (en) * | 2010-10-15 | 2012-04-19 | Tokyo Electron Limited | Film deposition apparatus and film deposition method |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140134849A1 (en) * | 2012-11-09 | 2014-05-15 | Intermolecular Inc. | Combinatorial Site Isolated Plasma Assisted Deposition |
JP2017045943A (en) * | 2015-08-28 | 2017-03-02 | 富士電機株式会社 | Manufacturing method for nitride semiconductor device |
US10903071B2 (en) | 2017-02-14 | 2021-01-26 | Lam Research Corporation | Selective deposition of silicon oxide |
US10998187B2 (en) | 2017-04-19 | 2021-05-04 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
CN114678441A (en) * | 2022-05-30 | 2022-06-28 | 陕西半导体先导技术中心有限公司 | 4H-SiC field effect photoelectric transistor based on pre-oxidation treatment technology and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US9076651B1 (en) | 2015-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9076651B1 (en) | Gate stacks and ohmic contacts for SiC devices | |
US11637037B2 (en) | Method to create air gaps | |
KR102652921B1 (en) | ATOMIC LAYER ETCHING OF GaN AND OTHER III-V MATERIALS | |
US10998187B2 (en) | Selective deposition with atomic layer etch reset | |
US9805941B2 (en) | Integrating atomic scale processes: ALD (atomic layer deposition) and ALE (atomic layer etch) | |
KR102644442B1 (en) | Technique to deposit metal-containing sidewall passivation for high aspect ratio cylinder etch | |
US8987143B2 (en) | Hydrogen plasma cleaning of germanium oxide surfaces | |
TW201823504A (en) | Methods and systems for thermal ale and ald | |
KR20170028259A (en) | Mask shrink layer for high aspect ratio dielectric etch | |
US9224594B2 (en) | Surface preparation with remote plasma | |
WO2020096817A1 (en) | Directional deposition in etch chamber | |
US9245793B2 (en) | Plasma treatment of low-K surface to improve barrier deposition | |
KR20200142601A (en) | Atomic layer self-aligned substrate processing and integrated toolset | |
US20220362803A1 (en) | SELECTIVE ATTACHMENT TO ENHANCE SiO2:SiNx ETCH SELECTIVITY | |
US20150179743A1 (en) | Graphene as a Ge Surface Passivation Layer to Control Metal-Semiconductor Junction Resistivity | |
JP6951548B2 (en) | Method of post-treatment of metal oxides | |
US9177791B2 (en) | Systems and methods for forming semiconductor devices | |
TW201423861A (en) | Plasma processing method and plasma processing device | |
US20150140836A1 (en) | Methods to Control SiO2 Etching During Fluorine Doping of Si/SiO2 Interface | |
US9224644B2 (en) | Method to control depth profiles of dopants using a remote plasma source | |
US10957548B2 (en) | Method of etching copper indium gallium selenide (CIGS) material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERMOLECULAR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHMED, KHALED;GREER, FRANK;REEL/FRAME:031828/0855 Effective date: 20131217 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190707 |