US20150054153A1 - Flip chip interconnection with double post - Google Patents

Flip chip interconnection with double post Download PDF

Info

Publication number
US20150054153A1
US20150054153A1 US14/532,396 US201414532396A US2015054153A1 US 20150054153 A1 US20150054153 A1 US 20150054153A1 US 201414532396 A US201414532396 A US 201414532396A US 2015054153 A1 US2015054153 A1 US 2015054153A1
Authority
US
United States
Prior art keywords
posts
microelectronic
substrate
conductive
extending
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/532,396
Inventor
Jinsu Kwon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tessera Inc
Original Assignee
Tessera Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US99584907P priority Critical
Priority to US12/286,102 priority patent/US8558379B2/en
Priority to US12/965,172 priority patent/US8884448B2/en
Application filed by Tessera Inc filed Critical Tessera Inc
Priority to US14/532,396 priority patent/US20150054153A1/en
Publication of US20150054153A1 publication Critical patent/US20150054153A1/en
Assigned to TESSERA, INC. reassignment TESSERA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KWON, JINSU
Assigned to ROYAL BANK OF CANADA, AS COLLATERAL AGENT reassignment ROYAL BANK OF CANADA, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DIGITALOPTICS CORPORATION, DigitalOptics Corporation MEMS, DTS, INC., DTS, LLC, IBIQUITY DIGITAL CORPORATION, INVENSAS CORPORATION, PHORUS, INC., TESSERA ADVANCED TECHNOLOGIES, INC., TESSERA, INC., ZIPTRONIX, INC.
Assigned to INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.), DTS, INC., TESSERA, INC., DTS LLC, PHORUS, INC., IBIQUITY DIGITAL CORPORATION, INVENSAS CORPORATION, TESSERA ADVANCED TECHNOLOGIES, INC, FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS) reassignment INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.) RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: ROYAL BANK OF CANADA
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3178Coating or filling in grooves made in the semiconductor body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05575Plural external layers
    • H01L2224/0558Plural external layers being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13012Shape in top view
    • H01L2224/13015Shape in top view comprising protrusions or indentations
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13017Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13018Shape in side view comprising protrusions or indentations
    • H01L2224/13019Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13023Disposition the whole bump connector protruding from the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • H01L2224/16058Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81011Chemical cleaning, e.g. etching, flux
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81136Aligning involving guiding structures, e.g. spacers or supporting members
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81193Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/8182Diffusion bonding
    • H01L2224/8183Solid-solid interdiffusion
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0652Bump or bump-like direct electrical connections from substrate to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01032Germanium [Ge]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/206Length ranges
    • H01L2924/2064Length ranges larger or equal to 1 micron less than 100 microns
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/38Effects and problems related to the device integration
    • H01L2924/384Bump effects
    • H01L2924/3841Solder bridging

Abstract

A method of assembling a packaged microelectronic element is disclosed that includes the steps of providing a microelectronic element having a plurality of conductive posts extending away from a first surface of a microelectronic element, the posts having top surfaces and edge surfaces extending abruptly away from the top surfaces, and a fusible metal cap attached to an end of each of the plurality of posts; at least substantially aligning the posts of the microelectronic element with a plurality of conductive posts extending from a first surface of a substrate, the posts of the substrate having top surfaces and edge surfaces extending abruptly away from the top surfaces; and joining the posts of the microelectronic element with the posts of the substrate.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application is a divisional of U.S. patent application Ser. No. 12/965,172, filed Dec. 10, 2010, now issued as U.S. Pat. No. 8,754,536, which is a continuation of U.S. patent application Ser. No. 12/286,102, filed Sep. 26, 2008, now issued as U.S. Pat. No. 8,558,379, and which claims the benefit of the filing date of U.S. Provisional Application No. 60/995,849, filed Sep. 28, 2007, the disclosures of which are hereby incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • The present invention relates to microelectronic apparatuses and packaging microelectronic components for microelectronic packages and assemblies.
  • Microelectronic devices generally comprise a thin slab of a semiconductor material, such as silicon or gallium arsenide, commonly called a die or a semiconductor chip. Semiconductor chips are commonly provided as individual, prepackaged units. In some unit designs, the semiconductor chip is mounted to a substrate or chip carrier, which is in turn mounted on a circuit panel, such as a printed circuit board.
  • In one face of the semiconductor chip is fabricated the active circuitry. To facilitate electrical connection to the active circuitry, the chip is provided with bond pads on the same face. The bond pads are typically placed in a regular array either around the edges of the die or, for many memory devices, in the die center. The bond pads are generally made of a conductive metal, such as gold or aluminum, around 0.5 μm thick. The size of the bond pads will vary with the device type but will typically measure tens to hundreds of microns on a side.
  • Flip-chip interconnection is a commonly used scheme for conductively connecting bond pads on the semiconductor chip to contact pads on a substrate. In flip-chip interconnection, lumps of metal are typically placed on each bond pad. The die is then inverted so the metal lumps provide both the electrical pathway between the bond pads and the substrate as well as the mechanical attachment of the die to the substrate.
  • There are many variations of the flip-chip process, but one common configuration is to use solder for the lumps of metal and fusion of the solder as the method of fastening it to the bond pads and the substrate. When it melts the solder flows to form truncated spheres.
  • Despite the advances that have been made in flip chip interconnections, there is still need for improvements in order to minimize the package thickness, while enhancing joint reliability. These attributes of the present invention are achieved by the construction of the microelectronic packages as described hereinafter.
  • SUMMARY OF THE INVENTION
  • According to an embodiment of the invention, there is a packaged microelectronic element that includes a microelectronic element having a front surface and a plurality of first solid metal bumps extending away from the front surface. Each of the posts has a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half of the width. There is also a substrate that has a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts with a fusible metal. The second posts have top surfaces and edge surfaces extending abruptly away from said top surface of the substrate.
  • The posts of this embodiment may be etched and comprised essentially of copper. Additionally, underbump metallizations may underly the first bumps. A ratio of a diameter of the first posts to a pitch between the first posts may be no more than 3:4. Furthermore, a diameter of the first posts may be less than one-half of a pitch between each of the first posts.
  • In another embodiment, a packaged microelectronic element comprises a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each post has a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half the width. There is also a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts. In this embodiment, the first and second posts are diffusion-bonded together.
  • The ratio of a diameter of the first posts to a pitch between the first posts may be no more than 3:4. The distance between the front surface of the microelectronic element and the top surface of the substrate may be greater than 80 microns. Furthermore, each of the first posts may have a diameter that is equal to a diameter of each of the second metal posts. Finally, an underfill material may be deposited between the front surface of the microelectronic element and the top surface of the substrate.
  • In still another embodiment, a packaged microelectronic element includes a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each post has a width in a direction of the front surface and a height extending from the front surface. The posts consist essentially of metal other than solder, lead, or tin. There is also a substrate that has a top surface. A plurality of second solid metal posts extend from the top surface and are joined to the first solid metal posts with a fusible metal. A ratio of a diameter of the first or second solid metal posts to a pitch between the plurality of the first or second solid metal posts is no more than 3:4.
  • In an alternative to this embodiment, the substrate may be a multilayer substrate. Additionally, a diameter of the first posts may be less than one-half of a pitch between each of the first posts. Furthermore, each of said first posts may have a diameter that is equal to a diameter of the second metal posts.
  • In another embodiment, a packaged microelectronic element includes a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each post has a width in a direction of the front surface and a height extending from the front surface. There is a substrate that has a top surface. A plurality of second solid metal posts extend from the top surface and are joined to the first solid metal posts. A pitch of the first posts ranges between 50 and 200 microns and a distance between the bottom surface of the microelectronic element and the top surface of the substrate is greater than 80 microns.
  • In an alternative of this embodiment, a fusible metal may be used to join the second posts to the first posts. Each of the first posts may have a diameter that is equal to a diameter of the second metal posts. Furthermore, a diameter of the first posts may be less than one-half of a pitch between each of the first posts.
  • In another embodiment, a packaged microelectronic element includes a microelectronic element, a substrate, and a plurality of pillars extending between the microelectronic element and the substrate. Each of the plurality of pillars comprise a first metal post portion attached to the microelectronic element, a second metal post portion attached to the substrate, and a metal fusion portion, wherein the first and second metal portions are joined together. The plurality of pillars having a length not less than 50 microns. The height of the first and second metal post portions is at least half of the width.
  • In an alternative of this embodiment, a distance between the front surface of the microelectronic element and the top surface of the substrate is greater than 80 microns. The substrate may also be a multilayer substrate.
  • Each of the first posts may have a diameter that is equal to a diameter of the second metal posts. A diameter of the first posts may be less than one-half of a pitch between each of the first posts. Additionally, the first or second posts may be etched.
  • A method of fabricating a packaged microelectronic element assembly includes providing a microelectronic element having a plurality of conductive posts extending away from a first surface of a microelectronic element. The posts have top surfaces and edge surfaces extending abruptly away from the top surfaces. A fusible metal cap is attached to an end of each of the plurality of conductive posts. Another next step includes at least substantially aligning the posts of the microelectronic element with a plurality of posts extending from a first surface of a substrate. The last step includes joining the posts of the microelectronic element with the posts of the substrate.
  • In an alternative method, step (c) includes heating the fusible metal to a melting temperature, wherein the fusible metal flows onto exposed portions of the edge surfaces of the posts.
  • In another alternative method, a passivation layer and an underbump metallization layer are deposited over the microelectronic element.
  • The following paragraphs describe various embodiments herein:
  • 1. A packaged microelectronic element, comprising:
  • a microelectronic element having a front surface and a plurality of first solid metal bumps extending away from the front surface, each post having a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half said width; and
  • a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts with a fusible metal, said posts having top surfaces and edge surfaces extending abruptly away from said top surfaces.
  • 2. The packaged microelectronic element of paragraph 1, wherein said first bumps or second posts include copper.
  • 3. The packaged microelectronic element of paragraph 1, wherein said fusible metal is selected from the group consisting essentially of solder, tin, or a eutectic material.
  • 4. The packaged microelectronic element of paragraph 1, wherein a pitch between said first bumps ranges from 50 to 200 microns.
  • 5. The packaged microelectronic element of paragraph 1, wherein a ratio of a diameter of said first bumps to a pitch between said first posts is no more than 3:4
  • 6. The packaged microelectronic element of paragraph 1, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 7. The packaged microelectronic element of paragraph 1, further comprising underbump metallizations underlying said first bumps.
  • 8. The packaged microelectronic element of paragraph 1, wherein said substrate is a multilayer substrate.
  • 9. The packaged microelectronic element of paragraph 1, wherein each of said first bumps has a diameter that is equal to a diameter of said second posts.
  • 10. The packaged microelectronic element of paragraph 1, wherein a diameter of said first bumps are less than one-half of a pitch between each of said first posts.
  • 11. The packaged microelectronic element of paragraph 1, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 12. The packaged microelectronic element of paragraph 1, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 13. The packaged microelectronic element of paragraph 1, wherein said first or second posts are etched.
  • 14. The packaged microelectronic element of paragraph 1, wherein said first or second posts are electroplated.
  • 15. The packaged microelectronic element of paragraph 1, wherein said front surface is an active surface.
  • 16. The packaged microelectronic element of paragraph 1, wherein traces extend along said front surface of said microelectronic element.
  • 17. The packaged microelectronic element of paragraph 1, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • 18. A packaged microelectronic element, comprising:
  • a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface, each post having a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half said width; and
  • a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts, wherein said first and second posts are diffusion-bonded together.
  • 19. The packaged microelectronic element of paragraph 18, wherein said first or second posts include copper.
  • 20. The packaged microelectronic element of paragraph 18, wherein a pitch between said first posts ranges from 50 to 200 microns.
  • 21. The packaged microelectronic element of paragraph 18, wherein a ratio of a diameter of said first posts to a pitch between said first posts is no more than 3:4
  • 22. The packaged microelectronic element of paragraph 18, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 23. The packaged microelectronic element of paragraph 18, further comprising underbump metallizations underlying said first posts.
  • 24. The packaged microelectronic element of paragraph 18, wherein said substrate is a multilayer substrate.
  • 25. The packaged microelectronic element of paragraph 18, wherein each of said first posts has a diameter that is equal to a diameter of each of said second metal posts.
  • 26. The packaged microelectronic element of paragraph 18, wherein a diameter of said first posts is less than one-half of a pitch between each of said first posts.
  • 27. The packaged microelectronic element of paragraph 18, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 28. The packaged microelectronic element of paragraph 18, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 29. The packaged microelectronic element of paragraph 18, wherein said first or second posts are etched.
  • 30. The packaged microelectronic element of paragraph 18, wherein said first or second posts are electroplated.
  • 31. The packaged microelectronic element of paragraph 18, wherein said front surface is an active surface.
  • 32. The packaged microelectronic element of paragraph 18, wherein traces extend along said front surface of said microelectronic element.
  • 33. The packaged microelectronic element of paragraph 18, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • 34. A packaged microelectronic element, comprising:
  • a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface, each post having a width in a direction of the front surface and a height extending from the front surface, said posts consist essentially of metal other than solder, lead, or tin; and
  • a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts with a fusible metal,
  • wherein a ratio of a diameter of said first or second solid metal posts to a pitch between said plurality of said first or second solid metal posts is no more than 3:4.
  • 35. The packaged microelectronic element of paragraph 34, wherein said first or second posts include copper.
  • 36. The packaged microelectronic element of paragraph 34, wherein said fusible metal is selected from the group consisting essentially of solder, tin, or a eutectic material.
  • 37. The packaged microelectronic element of paragraph 34, wherein a pitch between said first posts ranges from 50 to 200 microns.
  • 38. The packaged microelectronic element of paragraph 34, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 39. The packaged microelectronic element of paragraph 34, further comprising underbump metallizations underlying said first posts.
  • 40. The packaged microelectronic element of paragraph 34, wherein said substrate is a multilayer substrate.
  • 41. The packaged microelectronic element of paragraph 34, wherein each of said first posts has a diameter that is equal to a diameter of each of said second metal posts.
  • 42. The packaged microelectronic element of paragraph 34, wherein a diameter of said first posts is less than one-half of a pitch between each of said first posts.
  • 43. The packaged microelectronic element of paragraph 34, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 44. The packaged microelectronic element of paragraph 34, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 45. The packaged microelectronic element of paragraph 34, wherein said first or second posts are etched.
  • 46. The packaged microelectronic element of paragraph 34, wherein said first or second posts are electroplated.
  • 47. The packaged microelectronic element of paragraph 34, wherein said front surface is an active surface.
  • 48. The packaged microelectronic element of paragraph 34, wherein traces extend along said front surface of said microelectronic element.
  • 49. The packaged microelectronic element of paragraph 34, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • 50. A packaged microelectronic element comprising:
  • a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface, each post having a width in a direction of the front surface and a height extending from the front surface; and
  • a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts, wherein a pitch of said first posts ranges between 50 and 200 microns and a distance between said bottom surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 51. The packaged microelectronic element of paragraph 50, wherein said first or second posts include copper.
  • 52. The packaged microelectronic element of paragraph 50, wherein a fusible metal is used to join said second posts to said first posts.
  • 53. The packaged microelectronic element of paragraph 50, wherein said fusible metal is selected from the group consisting essentially of solder, tin, or a eutectic material.
  • 54. The packaged microelectronic element of paragraph 50, wherein a ratio of a diameter of said first posts to a pitch between said first posts is no more than 3:4
  • 55. The packaged microelectronic element of paragraph 50, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 56. The packaged microelectronic element of paragraph 50, further comprising underbump metallizations underlying said first posts.
  • 57. The packaged microelectronic element of paragraph 50, wherein said substrate is a multilayer substrate.
  • 58. The packaged microelectronic element of paragraph 50, wherein each of said first posts has a diameter that is equal to a diameter of said second metal posts.
  • 59. The packaged microelectronic element of paragraph 50, wherein a diameter of said first posts is less than one-half of a pitch between each of said first posts.
  • 60. The packaged microelectronic element of paragraph 50, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 61. The packaged microelectronic element of paragraph 50, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 62. The packaged microelectronic element of paragraph 50, wherein said first or second posts are etched.
  • 63. The packaged microelectronic element of paragraph 50, wherein said first or second posts are electroplated.
  • 64. The packaged microelectronic element of paragraph 50, wherein said front surface is an active surface.
  • 65. The packaged microelectronic element of paragraph 50, wherein traces extend along said front surface of said microelectronic element.
  • 66. The packaged microelectronic element of paragraph 50, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • 67. A packaged microelectronic element comprising:
  • a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface, each post having a width in a direction of the front surface and a height extending from the front surface; and
  • a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts,
  • wherein said plurality of said first and second solid metal posts consist essentially of copper.
  • 68. The packaged microelectronic element of paragraph 67 wherein a fusible metal is used to join the first and second posts.
  • 69. The packaged microelectronic element of paragraph 68, wherein said fusible metal is selected from the group consisting essentially of solder, tin, or a eutectic material.
  • 70. The packaged microelectronic element of paragraph 67, wherein a pitch between said first posts ranges from 50 to 200 microns.
  • 71. The packaged microelectronic element of paragraph 67, wherein a ratio of a diameter of said first posts to a pitch between said first posts is no more than 3:4
  • 72. The packaged microelectronic element of paragraph 67, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 73. The packaged microelectronic element of paragraph 67, further comprising underbump metallizations underlying said first posts.
  • 74. The packaged microelectronic element of paragraph 67, wherein said substrate is a multilayer substrate.
  • 75. The packaged microelectronic element of paragraph 67, wherein each of said first posts has a diameter that is equal to a diameter of said second metal posts.
  • 76. The packaged microelectronic element of paragraph 67, wherein a diameter of said first posts is less than one-half of a pitch between each of said first posts.
  • 77. The packaged microelectronic element of paragraph 67, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 78. The packaged microelectronic element of paragraph 67, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 79. The packaged microelectronic element of paragraph 67, wherein said first or second posts are etched.
  • 80. The packaged microelectronic element of paragraph 67, wherein said first or second posts are electroplated.
  • 81. The packaged microelectronic element of paragraph 67, wherein said front surface is an active surface.
  • 82. The packaged microelectronic element of paragraph 67, wherein traces extend along said front surface of said microelectronic element.
  • 83. The packaged microelectronic element of paragraph 67, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • 84. A packaged microelectronic element comprising:
  • a microelectronic element; a substrate; and, a plurality of pillars extending between said microelectronic element and said substrate, each of said plurality of pillars comprising a first metal post portion attached to said microelectronic element, a second metal post portion attached to said substrate, and a metal fusion portion, wherein said first and second metal portions are joined together, said plurality of pillars having a length not less than 50 microns, and said height of said first and second metal post portions is at least half of said width.
  • 85. The packaged microelectronic element of paragraph 84, wherein said first or second posts include copper.
  • 86. The packaged microelectronic element of paragraph 84, wherein a pitch between said first posts ranges from 50 to 200 microns.
  • 87. The packaged microelectronic element of paragraph 84, wherein a ratio of a diameter of said first posts to a pitch between said first posts is no more than 3:4
  • 88. The packaged microelectronic element of paragraph 84, wherein a distance between said front surface of said microelectronic element and said top surface of said substrate is greater than 80 microns.
  • 89. The packaged microelectronic element of paragraph 84, further comprising underbump metallizations underlying said first posts.
  • 90. The packaged microelectronic element of paragraph 84, wherein said substrate is a multilayer substrate.
  • 91. The packaged microelectronic element of paragraph 84, wherein each of said first posts has a diameter that is equal to a diameter of said second metal posts.
  • 92. The packaged microelectronic element of paragraph 84, wherein a diameter of said first posts is less than one-half of a pitch between each of said first posts.
  • 93. The packaged microelectronic element of paragraph 84, further comprising an underfill material between said front surface of said microelectronic element and said top surface of said substrate.
  • 94. The packaged microelectronic element of paragraph 84, further comprising a layer of solder mask overlying said front surface of said microelectronic element.
  • 95. The packaged microelectronic element of paragraph 84, wherein said first or second posts are etched.
  • 96. The packaged microelectronic element of paragraph 84, wherein said first or second posts are electroplated.
  • 97. The packaged microelectronic element of paragraph 84, wherein said front surface is an active surface.
  • 98. The packaged microelectronic element of paragraph 84, wherein traces extend along said front surface of said microelectronic element.
  • 99. The packaged microelectronic element of paragraph 84, wherein said substrate further comprises a second surface, and wherein vias extend through said substrate so as to provide a connection between said second posts and circuitry exposed at said bottom surface of said substrate.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A and 1B are sectional views of the components of a microelectronic assembly in accordance with one embodiment.
  • FIG. 1C is a sectional view illustrating FIGS. 1A and 1B being joined together.
  • FIG. 2 is a sectional view illustrating a microelectronic assembly in accordance with the embodiment of FIGS. 1A-1C.
  • FIG. 2A is an exploded sectional view of a portion of FIG. 2.
  • FIG. 3 is a sectional view illustrating a completed microelectronic assembly in accordance with a variation of the embodiment shown in FIG. 2.
  • FIG. 4 is a sectional view illustrating a completed microelectronic assembly in accordance with in accordance with a variation of the embodiment shown in FIG. 2.
  • FIG. 5 is a sectional view illustrating the components of a microelectronic assembly in accordance with another embodiment.
  • FIG. 6 is a sectional view illustrating components of a microelectronic assembly in accordance with a variation of the embodiment shown in FIG. 5.
  • FIG. 7 is a sectional view illustrating a completed microelectronic assembly in accordance with one embodiment.
  • FIG. 8 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • FIG. 9 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • FIG. 10 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • FIG. 11 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • FIG. 12 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • FIG. 13 is a sectional view illustrating a completed microelectronic assembly in accordance with another embodiment.
  • DETAILED DESCRIPTION
  • Reference is now made to FIGS. 1A-1C, which illustrate cross-sectional views of the components of the packaged microelectronic assembly 100 shown in FIG. 2. As shown, the packaged microelectronic assembly 100 includes a substrate 102, a microelectronic element 104 in a face down or flip chip position, and conductive columns 106 joining the substrate with the microelectronic element. The conductive columns include conductive bumps or posts 108 which protrude above a fact 105 of the substrate 102 that are aligned with conductive bumps or posts 110 protruding above a face 107 of the microelectronic element 104. The conductive columns 106 provide for increased height for chip-on-substrate packaging by increasing the standoff or vertical distance between the microelectronic element 104 and substrate 102, while at the same time allowing for a decrease in the center-to-center horizontal distance or pitch P between conductive columns 106. As will be discussed in further detail below, the ability to increase the distance between the substrate 102 and the microelectronic element 104 may help reduce stress at the conductive columns, may help ease the application of underfill material 112 (see FIG. 2A), and allow for a greater variety of underfills to be used.
  • With reference to FIG. 1A, the substrate 102 preferably includes a dielectric element 102A. The dielectric element 102A having a top surface 101 and an oppositely facing bottom surface 103. A plurality of conductive traces 109 may extend along the top or bottom surfaces or both. The dielectric element 102A may be rigid or flexible. The dielectric element 102 may be comprised of a polyimide or other polymeric sheet. Although the thickness of the dielectric element 102 may vary, the dielectric element 102A most typically up to 2 millimeters. The substrate 102 may include other conductive elements such as external contacts (not shown) exposed at the bottom surface 103. The bond traces may be created using the methods illustrated in commonly assigned U.S. Published application Ser. No. 11/014,439, the disclosure of which is hereby incorporated by reference herein. In the particular embodiment illustrated, the conductive elements (not shown) are disposed on the top surface 101 of substrate 102. However, in other embodiments, the conductive elements may also extend along the bottom surface 103 of substrate 102; on both the top and bottom surfaces 101, 103 or within the interior of the substrate 102. Thus, as used in this disclosure, a statement that a first feature is disposed “on” a second feature should not be understood as requiring that the first feature lie on a surface of the second feature. Additionally, descriptive words such as “top,” “bottom,” “upper,” and “lower” are used only for illustration purposes.
  • Solid metal bumps or conductive posts 108 also extend from the top surface 101 of the substrate 102 to form the first portion of the conductive columns 106 (FIGS. 2 and 2A). The conductive posts 108 have top surfaces 111 and edge surfaces 113 extending abruptly away from the top surface of the substrate 102 such that a distinct angle is created where the edge surfaces 113 meet the top surfaces 101 of the substrate 102. For example, in the embodiment shown, an angle greater than 90 degrees is created between the top surfaces 101 of the substrate 102 and the edge surfaces 113 of the conductive posts 108. The angle will differ based upon the shape of the conductive post 108. For example, a cylindrical post may have an angle of 90 degrees between the top surface 101 of the substrate 102 and the conductive post 108. Exemplary processes and posts are described in Provisional Applications Nos. 60/875,730, filed on Dec. 19, 2006, and entitled Chip Capacitor Embedded PWB; 60/964,916, filed on Aug. 15, 2007, and entitled Multilayer Substrate with Interconnection Vias and Method of Manufacturing the Same; 60/964,823 filed on Aug. 15, 2007, and entitled Interconnection Element with Posts Formed by Plating; the disclosures all of which are incorporated herein by reference. For example, the conductive posts 108 may be formed by etching processes, as described in more detail herein. Alternatively, conductive posts 108 may be formed by electroplating, in which posts 108 are formed by plating a metal onto a base metal layer through openings patterned in a dielectric layer such as a photoresist layer.
  • The dimensions of the conductive posts 108 can vary over a significant range, but most typically the height H1 of each conductive post 108 extending from the top surface 103 of dielectric element 102A is at least 50 microns and can extend up to 300 micrometers. These conductive posts 108 may have a height H1 that is greater than its diameter or width W1. However, the height H1 may also be smaller than the width W1, such as at least half the size of the width W1.
  • The conductive posts 108 may be made from any electrically conductive material, such as copper, copper alloys, gold and combinations thereof. The conductive posts 108 may include at least an exposed metal layer that is wettable by solder. For example, the posts may be comprised of copper with a layer of gold at the surfaces of the posts. Additionally, the conductive posts 108 may include at least one layer of metal having a melting temperature that is greater than a melting temperature of the solder to which it will be joined. For example, such conductive posts 108 would include a layer of copper or be formed entirely of copper.
  • The conductive posts 108 may also take on many different shapes, including frustoconical. The base 114 and tip 116 of each of the conductive posts 108 may be substantially circular or have a different shape, e.g. oblong. The bases 114 of the conductive posts 108 typically are about 50-300 μm in diameter, whereas the tips 116 typically are about 25-200 μm in diameter. Each conductive post 108 may have a base 114 adjacent the dielectric substrate 102 and a tip 116 remote from the dielectric substrate. Additionally, the height H1 of the conductive posts from the top surface 101 of the dielectric element 102A (excluding any solder mask) typically ranges from as little as 30 μm up to 200 μm.
  • As shown, solder mask 118 (FIG. 2) may be disposed over the substrate 102 and adjacent the conductive posts 108. The solder mask 118 helps to prevent solder overflow and bridging between adjacent columns 106 during the reflow phase.
  • Referring to FIG. 1B, the microelectronic element 104 has a front surface 122 and a rear surface 124. The microelectronic element 104 is preferably a semiconductor chip or the like prior to its packaging and interconnection with another element. For example, the microelectronic element is a bare die.
  • Exemplary conductive posts and methods of making conductive posts capable of extending from a microelectronic element or the like are described on the website of Advanpak Solutions Pte. Ltd. (“Advanpak”), as well as in U.S. Pat. Nos. 6,681,982; 6,592,109; and 6,578,754 that are assigned to Advanpak, and the disclosures of which are incorporated herein by reference. For example, the conductive posts 110 may be formed by etching processes. Alternatively, conductive posts 110 may be formed by electroplating, in which posts 110 are formed by plating a metal onto a base metal layer through openings patterned in a photoresist layer. Like the conductive posts 108 extending from the substrate, the posts 110 extending from the microelectronic element 104 may have top surfaces 111 and edge surfaces 113 extending abruptly away from said top surface 122 of the microelectronic element such that a distinct angle is created between the microelectronic element and the conductive posts.
  • To provide a metal contact between the conductive posts 110 and the microelectronic element 104, an underbump metallization layer 120 may be provided on the front surface 122 of the microelectronic element 104. The underbump metallization layer 120, is typically composed of a material including titanium, titanium-tungsten, chromium. The underbump metallization layer 120 operates as the conducting metal contact for the conductive columns 106. A passivation layer 119 may also be provided on the front surface 122 of the microelectronic element 104 between the microelectronic element 104 and the underbump metallization layer 120 using known methods in the art.
  • Referring to FIGS. 1B, 1C, and 2, the dimensions of the conductive posts 110 extending from the microelectronic element 104 may also vary over a significant range, but most typically the height H2 of each conductive post 110 is not less than 50 microns. The conductive posts 110 may have a height H2 that is greater than its width W2. However, the height may also be smaller than the width W2, such as at least half the size of the width.
  • The conductive posts 110 are preferably made from copper or copper alloys, but may also include other electrically conductive materials, such as gold or combinations of gold and copper. Additionally, the conductive posts 110 may include at least one layer of metal having a melting temperature that is greater than a melting temperature of the solder to which it will be joined. For example, such conductive posts would include a layer of copper or be formed entirely of copper.
  • In a particular embodiment, the conductive posts 110 can be cylindrical, so that the diameter of the bases 126 of the post and tips 128 of the posts are substantially equal. In one embodiment, the bases 126 and tips 128 of the conductive posts can be about 30-150 μm in diameter. Each conductive post 110 may have a base 126 adjacent the substrate 102 and a tip 128 remote from the substrate 102. Alternatively, the conductive posts 110 may take on a variety of shapes, such as frustoconical, rectangular, or bar-shaped.
  • A coating or cap of solder 130 may be attached to the tips 128 of the conductive posts 110 or the portion of the conductive posts that are not attached to the microelectronic element 104. The cap of solder 130 can have the same diameter or width W2 of the conductive posts 110 so that it becomes an extension of the conductive post 110. In one example, the cap of solder 130 can have a height H3 ranging from approximately 25-80 μm.
  • It should be appreciated that the height H2 of the conductive posts 110 extending from the front surface 122 of the microelectronic element 104 can be equal to the height H1 of the conductive posts 108 extending from the top surface 101 of the dielectric element 102A (FIG. 1A). However, the heights may alternatively differ, such that the height H2 of the conductive posts 110 can be less than or greater than the height H1 of the conductive posts 108. In a particular illustrative example, the conductive posts 110 extending from the microelectronic element 104 may have a height H2 of 50 μm in length, whereas the conductive posts 108 extending from the substrate may have a height H1 of 55 μm (FIG. 2).
  • To conductively connect the microelectronic element 104 and substrate 102 together, the conductive posts 110 on the microelectronic element 104 must be connected to the conductive posts 108 on the substrate 102. Referring to FIG. 1C, the microelectronic element 104 is inverted so that the conductive posts 110 of the microelectronic element 104 and the conductive posts 108 of the substrate 102 are aligned with one another and brought into close proximity. The cap of solder 130 on the microelectronic element 104 is reflowed to allow the solder to wet the surfaces of the conductive posts 110 on the microelectronic element 104 and the conductive posts 108 on the substrate 102. As shown in FIGS. 2-2A, the solder will wet to the exposed surfaces of the conductive posts and create a conductive column 106 that extends from the microelectronic element to the substrate. The increased surface areas of the conductive columns 108, 110 on the microelectronic element 104 and substrate 102 to which the solder is joined can help reduce the current density at the solder interface. Such decrease in current density may help reduce electromigration and provide for greater durability.
  • As shown, the conductive columns 106 include solder conductively interconnecting the conductive posts. The standoff or height H of the conductive columns extending between the base of the conductive post extending from the microelectronic element and the exposed portions of the base extending from the substrate in one example ranges 80-100 μm.
  • As shown in FIGS. 2, 2A, the walls 132 of the conductive columns 106 can be convex or barrel shaped, wherein the midpoint region M of the conductive column (i.e., between the conductive posts 110 of the microelectronic element and conductive posts 108 of the substrate) has a width W that is greater than the widths W1, W2 of the portions of the conductive columns 106 respectively adjacent the top surface 101 of the substrate 102 and front surface 102 of the microelectronic element 104.
  • As further shown in FIG. 2A, contact pads 117 may be formed on the microelectronic element 104 and substrate 102 using known methods. In one embodiment, the lower post 108 that extends away from the substrate 102, as well as the lower contact pad 117 may be formed by separate etching steps, such as disclosed in International Application PCT No. WO 2008/076428, which published on Jun. 28, 2008 and the disclosure of which is incorporated herein by reference. For example, a tri-metal substrate with top and bottom metal layers 123 and in intermediate etch stop layer or interior metal layer 121 may be utilized to create the conductive post 108 and contact pad 117. In one such process, an exposed metal layer of a three-layer or more layered metal structure is etched in accordance with a photolithographically patterned photoresist layer to form the conductive post 108, the etching process stopping on an interior metal layer 121 of the structure. The interior metal layer 121 includes one or more metals different from that of the top and bottom metal layers 123, the interior metal layer being of such composition that it is not attached by the etchant used to etch the top metal layer 123. For example, the top metal layer 123 from which the conductive posts 108 are etched consists essentially of copper, the bottom metal layer 123 may also consist essentially of copper, and the interior metal layer 121 consists essentially of nickel. Nickel provides good selectivity relative to copper to avoid the nickel layer from being attached with the metal layer is etched to form conductive posts 108. To form the contact pad 117, another etching step may be conducted in accordance with another photolithographically patterned photoresist layer. The post 108 may be further interconnected with other conductive features such as a via 115, which is, in turn, further interconnected to other conductive features (not shown).
  • Referring to FIG. 3, the walls 232 of the conductive columns 106 may also be straight, such that the width W5 is about equal to the widths W4, W4′ of the conductive columns 106′ respectively adjacent the top surface 101′ of the substrate 102′ and front surface 122′ of the microelectronic element 104′. It should be appreciated that the widths W4, W4′ do not need to be equal. Alternatively, the walls 232 of the conductive columns 106 may be concave (see FIG. 4), depending on the desired standoff to be achieved.
  • The conductive columns 106 in accordance with the present invention allow for a greater standoff height between the dielectric element and the microelectronic element while permitting a significant reduction in the pitch P (see FIGS. 1B, 2) between each of the conductive posts 110 exposed at the front surface 122 of the microelectronic element 104, as well as the pitch P between each of the conductive posts 108 exposed at the top surface 101 of the substrate 102. In one embodiment, the pitch P may be as small as 50 μm or as large as 200 μm. It should be appreciated that by virtue of the fact that the conductive columns 108, 110 are aligned with one another, the pitch P between each of the conductive posts 108, 110 will be equal.
  • The pitch P may also be a function of the diameter or width W1, W2 of the conductive posts 108, 110, such that the diameter W1, W2 of the base of the conductive posts is up to 75% of the pitch P. In other words, the ratio of the diameter W1, W2 to the pitch P can be up to 3:4. For example, if the pitch P is 145 μm, the diameter W1, W2 of the conductive posts 108, 110 may range up to 108 μm or 75% of the pitch P.
  • The increased standoff height reduces the strain on Low-k dielectric materials which can be present in the microelectronic element. Additionally, the increased standoff helps to minimize the problems typically associated with small pitches, such as electromigration and crowding. This is due to the fact that the conductive columns 106 are able to wet the surfaces of the conductive posts 108, 110.
  • Referring to FIGS. 5-6, alternative arrangements for joining the conductive bumps on the microelectronic element with the conductive bumps on the substrate are shown. With reference to FIG. 5, instead of the solder cap 230 being placed at the tip 228 of the conductive post 210 extending from the microelectronic element 204, the solder cap 230 can be placed at the tip 216 of the conductive post 208 extending from the substrate 202. In one embodiment, the width or diameter W5 of the solder cap 230 is roughly equal to the diameter W6 of the base 214 of the conductive post 208. The solder cap 230 therefore extends beyond the tip 216 of the conductive post 208 extends from the substrate 202. Once the solder is reflowed, however, the conductive column will preferably take the shape of the conductive column shown in FIG. 2.
  • Referring to FIG. 6, in yet another alternative arrangement, solder caps 330 may be placed onto the conductive posts 310, 308 extending from both the microelectronic element 304 and the substrate 302. The conductive posts 308, 310 are placed in close proximity to one another. Heat is applied causing the solder caps 330 to reflow, wet, and fuse to the conductive posts 308, 310. Once reflowed, the conductive column 306 will preferably be similar to the conductive column 306 shown in FIG. 2.
  • With reference to FIG. 7, an alternative arrangement for a microelectronic package is shown. The arrangement is similar to the one shown in FIG. 2, the only difference being the absence of a solder mask adjacent the conductive posts extending from the substrate. In this alternative arrangement, vias 307 can be used to conductively connect the conductive columns 406 to electronic circuitry (not shown) exposed at the bottom surface of the substrate 402, as opposed to the top surface 401 of the substrate 402. The use of vias 307 obviates the need for the solder mask.
  • Referring to FIG. 8, an alternative embodiment is shown, wherein a metal-to-metal bond between the conductive posts is made without the use of solder. Instead, a bond may be formed between the conductive posts 508, 510 by deforming them into engagement with each other. The conductive posts 508, 510 are preferably formed from a malleable material with minimal resilience or spring-back as, for example, substantially pure gold. Furthermore, the conductive posts 508, 510 may be bonded together by eutectic bonding or anodic bonding between the posts and the material of the cover. For example, the tips 516, S17 of the conductive posts 508, 510 may be coated with a small amount of tin, silicon, germanium or other material which forms a relatively low-melting alloy with gold, and the posts may be formed entirely from gold or have a gold coating on their surfaces. When the conductive posts 508, 510 are engaged with one another and then heated, diffusion between the material of conductive posts 508, 510 and the material on the tips 516 of the conductive posts forms an alloy having a melting point lower than the melting points of the individual elements at the interfaces between the posts and walls. With the assembly held at elevated temperature, further diffusion causes the alloying element to diffuse away from the interface, into the bulk of the gold of the posts, thereby raising the melting temperature of the material at the interface and causing the interface to freeze, forming a solid connection between the parts.
  • Referring to FIG. 9, which is identical to FIG. 8, except that the conductive posts 608, 610 are both preferably comprised of copper and are fused directly to one another without the presence of a low melting temperature metal such as a solder or tin between the conductive posts. Preferably, in order to achieve a strong bond, the joining surfaces of the conductive posts 608, 610 must be clean and substantially free of oxides, e.g., native oxides, before the conductive posts 608, 610 are joined to the terminals. Typically, a process characterized as a surface treatment of etching or micro-etching can be performed to remove surface oxides of noble metals such as copper, nickel, aluminum, and others, the surface etching process being performed without substantially affecting the thicknesses of the bumps or metal layer which underlies them. This cleaning process is best performed only shortly before the actual joining process. Under conditions in which the component parts are maintained after cleaning in a normal humidity environment of between about 30 to 70 percent relative humidity, the cleaning process can usually be performed up to a few hours, e.g., six hours, before the joining process without affecting the strength of the bond to be achieved between the bumps and the capacitor terminals.
  • As illustrated in FIGS. 10-11, during a process performed to join the conductive posts 608, 610, a spacer structure 726 is placed on the top surface 601 of the substrate 602. The spacer structure 626 can be formed of one or more materials such as polyimide, ceramic or one or more metals such as copper. The microelectronic element 604 from which conductive posts 610 extend are placed above the spacer structure 626, such that the tips 628 of the conductive posts 610 of the microelectronic element 604 overlie the tips 616 of the conductive posts 608 of the substrate 602. Referring to FIG. 10, the spacer structure 626, microelectronic element 604 and substrate 602 are inserted between a pair of plates 640 and heat and pressure are simultaneously applied to the conductive posts in the directions indicated by arrows 636. As illustrated in FIG. 9, the pressure applied to plates 640 has an effect of reducing the height of the conductive posts to a height H6 lower than an original height H5 of the conductive posts 608, 610 as originally fabricated (FIG. 10). An exemplary range of pressure applied to during this step is between about 20 kg/cm2 and about 150 kg/cm2. The joining process is performed at a temperature which ranges between about 140 degrees centigrade and about 500 degrees centigrade, for example.
  • The joining process compresses the conductive posts 608, 610 to an extent that metal from below the former top surfaces of the conductive posts 608, 610 comes into contact and joins under heat and pressure. As a result of the joining process, the height of the conductive posts 608,610 may decrease by one micron or more. When the conductive posts 608, 610 consist essentially of copper, the joints between the conductive posts also consist essentially of copper, thus forming continuous copper structures including the bumps and terminals. Thereafter, as illustrated in FIG. 9, the plates and spacer structure are removed, leaving a subassembly 250 having conductive columns 606 formed from the conductive joinder of the conductive posts 608, 610.
  • Referring to FIG. 12, another alternative embodiment in accordance with the present invention is shown. The only difference here is that instead of a single layer substrate, a multilayer substrate may be used, such as the multilayer substrates described in U.S. Appln. No. 60/964,823, filed on Aug. 15, 2007, and entitled Interconnection Element with Posts Formed by Plating; U.S. Appln. No. 60/964,916 filed Aug. 15, 2007, and entitled Multilayer Substrate With Interconnection Vias and Method of Manufacturing the Same; and U.S. patent application Ser. No. 11/824,484, filed on Jun. 29, 2007, and entitled Multilayer Wiring Element Having Pin Interface, the disclosures of which are incorporated herein. As shown, the multilayer substrate 702 is joined in flip-chip manner with a microelectronic element 704, e.g., a semiconductor chip having active devices, passive devices or both active or passive devices thereon. The tips 716 of the conductive posts 710, which protrude from the top surface 701 of the multilayer substrate, are joined as described herein to conductive posts 710 extending from the microelectronic element. As shown, the conductive posts 708 of the multilayer substrate 702 can be joined directly to the conductive posts 710 extending from the front surface microelectronic element, such as through a diffusion bond formed between a finished metal at the tips 160 of the posts, e.g., gold, and another metal present in the conductive pads and the posts. Alternatively, the conductive posts 708, 710 posts can be joined together through a fusible metal such as a solder, tin or a eutectic composition, the fusible metal wetting the posts and the pads to form wetted or soldered joints. For example, the fusible metal can be provided in form of solder bumps (not shown), exposed at a front surface 722 of the microelectronic element 704, the bumps being provided at the ends of either or both of the tips of the conductive posts.
  • The conductive columns may also be utilized in stacked packaging, such as those packages described in commonly owned applications U.S. Appln. No. 60/963,209, filed Aug. 3, 2007, and entitled Die Stack Package Fabricated at the Wafer Level with Pad Extensions Applied To Reconstituted Wafer Elements; U.S. Appln. No. 60/964,069, filed Aug. 9, 2007, and entitled Wafer Level Stacked Packages with Individual Chip Selection; U.S. Appln. No. 60/962,200, filed Jul. 27, 2007, and entitled Reconstituted Wafer Stack Packaging with After-Applied Pad Extensions; and U.S. Appln. No. 60/936,617, filed Jun. 20, 2007, and entitled Reconstituted Wafer Level Stacking.
  • For example, with reference to FIG. 13, in an alternative embodiment, a stacked package assembly includes a first subassembly 800 and a second subassembly 802. The first and second subassemblies are virtually identical to the packaged microelectronic element shown in FIG. 2, except for the fact that the substrates 806,806′ extend further out to accommodate conductive columns 808 extending between the substrates 806,806′ of the first and second subassemblies. The conductive columns 808 also include a conductive post 812 extending from the substrate that connects to vias 814 extending through the top and bottom surfaces of the substrate on the second subassembly.
  • Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.

Claims (21)

1-15. (canceled)
16. A method of assembling a packaged microelectronic element comprising:
providing a microelectronic element having a plurality of conductive posts extending away from a first surface of a microelectronic element, the posts having top surfaces and edge surfaces extending abruptly away from the top surfaces, and a fusible metal cap attached to an end of each of the posts;
at least substantially aligning the posts of the microelectronic element with a plurality of conductive posts extending from a first surface of a substrate, the posts of the substrate having top surfaces and edge surfaces extending abruptly away from the top surfaces; and
joining the posts of the microelectronic element with the posts of the substrate.
17. The method of claim 16, wherein the step of joining the posts includes heating the fusible metal cap to a melting temperature, wherein fusible metal in the fusible metal cap flows onto exposed portions of the edge surfaces of the posts.
18. The method of assembling of claim 16, wherein a passivation layer and an underbump metallization layer are deposited over the microelectronic element.
19. The method of claim 17, wherein the posts extending from the first surface of the substrate include a base, and wherein when the fusible metal flows onto the exposed portions of the edge surfaces of the posts, and at least second portions of the solid metal posts remain exposed.
20. The method of claim 19, wherein the step of joining includes heating the fusible metal caps attached to the posts extending from the substrate and the posts extending from the microelectronic element to a melting temperature, wherein the fusible metal flows onto exposed portions of the edge surfaces of the posts of the substrate and microelectronic element, such that the fusible metal does not contact one or both of the first surface of the microelectronic element or the first surface of the substrate.
21. The method of claim 17, further comprising providing a predetermined amount of the fusible metal in the fusible metal cap that is sufficient to flow only onto exposed portions of the edge surfaces of the posts of the substrate and microelectronic element.
22. The packaged microelectronic element of claim 16, wherein at least portions of the posts of the microelectronic element remain exposed when the posts of the substrate are joined to the posts of the microelectronic element.
23. The method of claim 16, wherein the step of joining further includes maintaining a minimum distance between the front surface of the microelectronic element and the top surface of the substrate.
24. The packaged microelectronic element of claim 23, further comprising structure adapted to maintain a minimum distance between the front surface of the microelectronic element and the top surface of the substrate.
25. The method of claim 16, wherein the fusible metal cap is a first fusible metal cap and a second fusible metal cap is attached to an end of each of the posts extending from the first surface of the substrate.
26. The method of claim 17, wherein the fusible metal does not contact both the first surface of the microelectronic element and the first surface of the substrate.
27. The method of claim 26, wherein the step of joining the posts of the microelectronic element with the posts of the substrate electrically connects terminals exposed at an opposed second surface of the substrate with the posts of the microelectronic element.
28. The method of claim 27, wherein the step of providing posts extending away from the first surface of the microelectronic element and posts extending away from a first surface of the substrate comprises providing etched solid metal posts extending away from the first surface of the microelectronic element and etched solid metal posts extending away from a first surface of the substrate.
29. A method of assembling a packaged microelectronic element comprising:
providing a microelectronic element having a plurality of solid metal conductive posts extending away from a first surface of a microelectronic element, the posts having top surfaces and edge surfaces extending away from the top surfaces;
at least substantially aligning the posts of the microelectronic element with a plurality of solid metal conductive posts extending from a first surface of a substrate, the posts extending from the first surface of the substrate having top surfaces and edge surfaces extending away from the top surfaces, and
joining the posts of the microelectronic element with the posts of the substrate using a fusible metal therebetween.
30. The method of claim 29, wherein the step of joining the posts of the microelectronic element with the posts of the substrate electrically connects terminals exposed at an opposed second surface of the substrate with the posts of the microelectronic element.
31. The method of claim 29, wherein the conductive posts are etched posts.
32. The method of claim 29, wherein the posts extending from the first surface of the substrate include a base, and wherein when the fusible metal flows onto the exposed portions of the edge surfaces of the plurality of the posts extending from the first surface of the substrate, and at least second portions of the posts extending from the first surface of the substrate remain exposed.
33. The method of claim 29, wherein the step of joining includes heating the fusible metal to a melting temperature, wherein the fusible metal flows onto exposed portions of the edge surfaces of the posts of the substrate and the posts of the microelectronic element, such that the fusible metal does not contact both the first surface of the microelectronic element and the first surface of the substrate.
34. The method of claim 33, wherein the fusible metal does not contact both the first surface of the microelectronic element and the first surface of the substrate.
35. The method of claim 29, wherein the posts of the substrate and the microelectronic element are wettable by solder.
US14/532,396 2007-09-28 2014-11-04 Flip chip interconnection with double post Abandoned US20150054153A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US99584907P true 2007-09-28 2007-09-28
US12/286,102 US8558379B2 (en) 2007-09-28 2008-09-26 Flip chip interconnection with double post
US12/965,172 US8884448B2 (en) 2007-09-28 2010-12-10 Flip chip interconnection with double post
US14/532,396 US20150054153A1 (en) 2007-09-28 2014-11-04 Flip chip interconnection with double post

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/532,396 US20150054153A1 (en) 2007-09-28 2014-11-04 Flip chip interconnection with double post

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/965,172 Division US8884448B2 (en) 2007-09-28 2010-12-10 Flip chip interconnection with double post

Publications (1)

Publication Number Publication Date
US20150054153A1 true US20150054153A1 (en) 2015-02-26

Family

ID=40526875

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/286,102 Active 2029-04-18 US8558379B2 (en) 2007-09-28 2008-09-26 Flip chip interconnection with double post
US12/965,172 Active US8884448B2 (en) 2007-09-28 2010-12-10 Flip chip interconnection with double post
US14/532,396 Abandoned US20150054153A1 (en) 2007-09-28 2014-11-04 Flip chip interconnection with double post

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/286,102 Active 2029-04-18 US8558379B2 (en) 2007-09-28 2008-09-26 Flip chip interconnection with double post
US12/965,172 Active US8884448B2 (en) 2007-09-28 2010-12-10 Flip chip interconnection with double post

Country Status (6)

Country Link
US (3) US8558379B2 (en)
EP (2) EP2206145A4 (en)
JP (1) JP5629580B2 (en)
KR (1) KR101388538B1 (en)
CN (2) CN105140134A (en)
WO (1) WO2009045371A2 (en)

Families Citing this family (142)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
US8641913B2 (en) 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US8026128B2 (en) 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
KR101286379B1 (en) 2003-11-10 2013-07-15 스태츠 칩팩, 엘티디. Bump-on-lead flip chip interconnection
US8574959B2 (en) 2003-11-10 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US7709968B2 (en) 2003-12-30 2010-05-04 Tessera, Inc. Micro pin grid array with pin motion isolation
CN101053079A (en) 2004-11-03 2007-10-10 德塞拉股份有限公司 Stacked packaging improvements
US8129841B2 (en) 2006-12-14 2012-03-06 Stats Chippac, Ltd. Solder joint flip chip interconnection
US8216930B2 (en) 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
KR20070107154A (en) 2005-03-25 2007-11-06 스태츠 칩팩, 엘티디. Flip chip interconnection having narrow interconnection sites on the substrate
US8058101B2 (en) 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
CN105140134A (en) 2007-09-28 2015-12-09 泰塞拉公司 Flip chip interconnection with double post
JP2009158593A (en) * 2007-12-25 2009-07-16 Tessera Interconnect Materials Inc Bump structure and method of manufacturing the same
US20090233436A1 (en) * 2008-03-12 2009-09-17 Stats Chippac, Ltd. Semiconductor Device Having High-Density Interconnect Array with Core Pillars Formed With OSP Coating
JP4984099B2 (en) 2009-02-27 2012-07-25 ソニーケミカル&インフォメーションデバイス株式会社 Manufacturing method of semiconductor device
US8178970B2 (en) * 2009-09-18 2012-05-15 Taiwan Semiconductor Manufacturing Company, Ltd. Strong interconnection post geometry
TWI502706B (en) * 2009-10-29 2015-10-01 Taiwan Semiconductor Mfg Co Ltd Robust joint structure for flip-chip bonding
US8847387B2 (en) * 2009-10-29 2014-09-30 Taiwan Semiconductor Manufacturing Company, Ltd. Robust joint structure for flip-chip bonding
US9607936B2 (en) * 2009-10-29 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Copper bump joint structures with improved crack resistance
US20110169158A1 (en) * 2010-01-14 2011-07-14 Qualcomm Incorporated Solder Pillars in Flip Chip Assembly
US8330272B2 (en) * 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8580607B2 (en) 2010-07-27 2013-11-12 Tessera, Inc. Microelectronic packages with nanoparticle joining
US8853558B2 (en) * 2010-12-10 2014-10-07 Tessera, Inc. Interconnect structure
US20120146206A1 (en) * 2010-12-13 2012-06-14 Tessera Research Llc Pin attachment
US8531021B2 (en) * 2011-01-27 2013-09-10 Unimicron Technology Corporation Package stack device and fabrication method thereof
US8304881B1 (en) 2011-04-21 2012-11-06 Tessera, Inc. Flip-chip, face-up and face-down wirebond combination package
KR101128063B1 (en) 2011-05-03 2012-04-23 테세라, 인코포레이티드 Package-on-package assembly with wire bonds to encapsulation surface
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
TWI451817B (en) * 2011-05-26 2014-09-01 豐田自動織機股份有限公司 Wiring board and method of manufacturing the wiring board
US8643196B2 (en) 2011-07-27 2014-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for bump to landing trace ratio
US8980694B2 (en) * 2011-09-21 2015-03-17 Powertech Technology, Inc. Fabricating method of MPS-C2 package utilized form a flip-chip carrier
US9105483B2 (en) 2011-10-17 2015-08-11 Invensas Corporation Package-on-package assembly with wire bond vias
US9786622B2 (en) * 2011-10-20 2017-10-10 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package
US8349116B1 (en) 2011-11-18 2013-01-08 LuxVue Technology Corporation Micro device transfer head heater assembly and method of transferring a micro device
US8573469B2 (en) 2011-11-18 2013-11-05 LuxVue Technology Corporation Method of forming a micro LED structure and array of micro LED structures with an electrically insulating layer
US8646505B2 (en) 2011-11-18 2014-02-11 LuxVue Technology Corporation Micro device transfer head
US9773750B2 (en) 2012-02-09 2017-09-26 Apple Inc. Method of transferring and bonding an array of micro devices
US8518204B2 (en) 2011-11-18 2013-08-27 LuxVue Technology Corporation Method of fabricating and transferring a micro device and an array of micro devices utilizing an intermediate electrically conductive bonding layer
US8794501B2 (en) 2011-11-18 2014-08-05 LuxVue Technology Corporation Method of transferring a light emitting diode
US8698308B2 (en) * 2012-01-31 2014-04-15 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structural designs to minimize package defects
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8372741B1 (en) 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9646923B2 (en) * 2012-04-17 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices
US9548332B2 (en) 2012-04-27 2017-01-17 Apple Inc. Method of forming a micro LED device with self-aligned metallization stack
US9105492B2 (en) 2012-05-08 2015-08-11 LuxVue Technology Corporation Compliant micro device transfer head
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US20130320451A1 (en) 2012-06-01 2013-12-05 Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") Semiconductor device having non-orthogonal element
US8658466B2 (en) * 2012-06-18 2014-02-25 Chipbond Technology Corporation Semiconductor package structure and method for making the same
US9117772B2 (en) 2012-06-19 2015-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Bonding package components through plating
WO2013190925A1 (en) * 2012-06-22 2013-12-27 株式会社村田製作所 Electronic component module
US8415768B1 (en) 2012-07-06 2013-04-09 LuxVue Technology Corporation Compliant monopolar micro device transfer head with silicon electrode
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9871012B2 (en) * 2012-08-31 2018-01-16 Qualcomm Incorporated Method and apparatus for routing die signals using external interconnects
US8791530B2 (en) 2012-09-06 2014-07-29 LuxVue Technology Corporation Compliant micro device transfer head with integrated electrode leads
US9162880B2 (en) 2012-09-07 2015-10-20 LuxVue Technology Corporation Mass transfer tool
US9558721B2 (en) 2012-10-15 2017-01-31 Apple Inc. Content-based adaptive refresh schemes for low-power displays
US8796849B2 (en) 2012-10-22 2014-08-05 Taiwan Semiconductor Manufacturing Company, Ltd. Metal bump joint structure
US9053990B2 (en) * 2012-10-25 2015-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Bump interconnection techniques
CN102915986B (en) * 2012-11-08 2015-04-01 南通富士通微电子股份有限公司 Chip packaging structure
KR101974191B1 (en) * 2012-11-29 2019-04-30 에스케이하이닉스 주식회사 Semiconductor device and method for forming the same
US9236815B2 (en) 2012-12-10 2016-01-12 LuxVue Technology Corporation Compliant micro device transfer head array with metal electrodes
US9343419B2 (en) * 2012-12-14 2016-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structures for semiconductor package
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9136254B2 (en) 2013-02-01 2015-09-15 Invensas Corporation Microelectronic package having wire bond vias and stiffening layer
US9095980B2 (en) 2013-02-25 2015-08-04 LuxVue Technology Corporation Micro pick up array mount with integrated displacement sensor
US9308649B2 (en) 2013-02-25 2016-04-12 LuxVue Techonology Corporation Mass transfer tool manipulator assembly
US8791474B1 (en) 2013-03-15 2014-07-29 LuxVue Technology Corporation Light emitting diode display with redundancy scheme
US9252375B2 (en) 2013-03-15 2016-02-02 LuxVue Technology Corporation Method of fabricating a light emitting diode display with integrated defect detection test
US9217541B2 (en) 2013-05-14 2015-12-22 LuxVue Technology Corporation Stabilization structure including shear release posts
US9484504B2 (en) 2013-05-14 2016-11-01 Apple Inc. Micro LED with wavelength conversion layer
US9136161B2 (en) 2013-06-04 2015-09-15 LuxVue Technology Corporation Micro pick up array with compliant contact
US20160329173A1 (en) 2013-06-12 2016-11-10 Rohinni, LLC Keyboard backlighting with deposited light-generating sources
US8987765B2 (en) 2013-06-17 2015-03-24 LuxVue Technology Corporation Reflective bank structure and method for integrating a light emitting device
US8928021B1 (en) 2013-06-18 2015-01-06 LuxVue Technology Corporation LED light pipe
US9111464B2 (en) 2013-06-18 2015-08-18 LuxVue Technology Corporation LED display with wavelength conversion layer
US9035279B2 (en) 2013-07-08 2015-05-19 LuxVue Technology Corporation Micro device with stabilization post
US9296111B2 (en) 2013-07-22 2016-03-29 LuxVue Technology Corporation Micro pick up array alignment encoder
US9087764B2 (en) 2013-07-26 2015-07-21 LuxVue Technology Corporation Adhesive wafer bonding with controlled thickness variation
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9153548B2 (en) 2013-09-16 2015-10-06 Lux Vue Technology Corporation Adhesive wafer bonding with sacrificial spacers for controlled thickness variation
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
CN104681530B (en) * 2013-11-26 2017-09-26 日月光半导体制造股份有限公司 Semiconductor structure and its manufacture method
CN103730428B (en) * 2013-12-05 2017-09-08 通富微电子股份有限公司 Encapsulating structure
CN103730440B (en) * 2013-12-05 2017-03-01 通富微电子股份有限公司 Encapsulating structure
CN103824785B (en) * 2013-12-05 2017-01-11 南通富士通微电子股份有限公司 Package structure forming method
US9367094B2 (en) 2013-12-17 2016-06-14 Apple Inc. Display module and system applications
US9768345B2 (en) 2013-12-20 2017-09-19 Apple Inc. LED with current injection confinement trench
US9583466B2 (en) 2013-12-27 2017-02-28 Apple Inc. Etch removal of current distribution layer for LED current confinement
US9450147B2 (en) 2013-12-27 2016-09-20 Apple Inc. LED with internally confined current injection area
TWI514490B (en) * 2014-01-15 2015-12-21 Siliconware Prec Ind Co Ltd Semiconductor package and manufacturing method thereof
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9542638B2 (en) 2014-02-18 2017-01-10 Apple Inc. RFID tag and micro chip integration design
US9583533B2 (en) 2014-03-13 2017-02-28 Apple Inc. LED device with embedded nanowire LEDs
WO2015147854A1 (en) * 2014-03-28 2015-10-01 Intel Corporation Method and process for emib chip interconnections
US9522468B2 (en) 2014-05-08 2016-12-20 Apple Inc. Mass transfer tool manipulator assembly with remote center of compliance
US9318475B2 (en) 2014-05-15 2016-04-19 LuxVue Technology Corporation Flexible display and method of formation with sacrificial release layer
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9741286B2 (en) 2014-06-03 2017-08-22 Apple Inc. Interactive display panel with emitting and sensing diodes
US9624100B2 (en) 2014-06-12 2017-04-18 Apple Inc. Micro pick up array pivot mount with integrated strain sensing elements
US9570002B2 (en) 2014-06-17 2017-02-14 Apple Inc. Interactive display panel with IR diodes
US9425151B2 (en) 2014-06-17 2016-08-23 Apple Inc. Compliant electrostatic transfer head with spring support layer
US9828244B2 (en) 2014-09-30 2017-11-28 Apple Inc. Compliant electrostatic transfer head with defined cavity
US9705432B2 (en) 2014-09-30 2017-07-11 Apple Inc. Micro pick up array pivot mount design for strain amplification
JP2016076534A (en) * 2014-10-03 2016-05-12 イビデン株式会社 Printed wiring board with metal post and method of manufacturing the same
US9478583B2 (en) 2014-12-08 2016-10-25 Apple Inc. Wearable display having an array of LEDs on a conformable silicon substrate
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9437565B2 (en) * 2014-12-30 2016-09-06 Advanced Seminconductor Engineering, Inc. Semiconductor substrate and semiconductor package structure having the same
US9331043B1 (en) 2015-01-30 2016-05-03 Invensas Corporation Localized sealing of interconnect structures in small gaps
US10515884B2 (en) * 2015-02-17 2019-12-24 Advanced Semiconductor Engineering, Inc. Substrate having a conductive structure within photo-sensitive resin
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
KR101672640B1 (en) * 2015-06-23 2016-11-03 앰코 테크놀로지 코리아 주식회사 Semiconductor device
US20170047307A1 (en) 2015-07-10 2017-02-16 Invensas Corporation Structures and methods for low temperature bonding
US9633971B2 (en) 2015-07-10 2017-04-25 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US10468363B2 (en) * 2015-08-10 2019-11-05 X-Celeprint Limited Chiplets with connection posts
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10629393B2 (en) 2016-01-15 2020-04-21 Rohinni, LLC Apparatus and method of backlighting through a cover on the apparatus
US9704819B1 (en) * 2016-03-29 2017-07-11 Hong Kong Applied Science And Technology Research Institute Co. Ltd. Three dimensional fully molded power electronics module having a plurality of spacers for high power applications
US10103069B2 (en) 2016-04-01 2018-10-16 X-Celeprint Limited Pressure-activated electrical interconnection by micro-transfer printing
US10222698B2 (en) 2016-07-28 2019-03-05 X-Celeprint Limited Chiplets with wicking posts
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
KR102123044B1 (en) * 2019-09-27 2020-06-15 삼성전자주식회사 Semiconductor Package

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229220B1 (en) * 1995-06-27 2001-05-08 International Business Machines Corporation Bump structure, bump forming method and package connecting body
US20030075791A1 (en) * 2001-10-23 2003-04-24 Kazutaka Shibata Semiconductor device
US20040155358A1 (en) * 2003-02-07 2004-08-12 Toshitsune Iijima First and second level packaging assemblies and method of assembling package
US20040232533A1 (en) * 2003-05-21 2004-11-25 Olympus Corporation Semiconductor apparatus and fabricating method for the same
US20060138647A1 (en) * 2004-12-23 2006-06-29 Tessera, Inc. Microelectronic package having stacked semiconductor devices and a process for its fabrication
US20070004586A1 (en) * 2005-07-01 2007-01-04 Sk Corporation Arylphenoxy catalyst system for producing ethylene homopolymer or copolymers of ethylene and alpha-olefins

Family Cites Families (243)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1443904A (en) 1921-09-19 1923-01-30 Joseph H Hinkson Occupant-propelled vehicle
US3214827A (en) 1962-12-10 1965-11-02 Sperry Rand Corp Electrical circuitry fabrication
US3775844A (en) 1970-06-25 1973-12-04 Bunker Ramo Method of fabricating a multiwafer electrical circuit structure
US3766439A (en) 1972-01-12 1973-10-16 Gen Electric Electronic module using flexible printed circuit board with heat sink means
US3873889A (en) 1973-08-08 1975-03-25 Sperry Rand Corp Indicator module and method of manufacturing same
US4225900A (en) 1978-10-25 1980-09-30 Raytheon Company Integrated circuit device package interconnect means
US4567543A (en) 1983-02-15 1986-01-28 Motorola, Inc. Double-sided flexible electronic circuit module
US4576543A (en) 1983-11-07 1986-03-18 Kmw Products Limited Knock-down construction for front end loader
US5220488A (en) 1985-09-04 1993-06-15 Ufe Incorporated Injection molded printed circuits
JPH0831835B2 (en) 1985-10-30 1996-03-27 株式会社日立製作所 Clock reproduction circuit
JPS62117346A (en) * 1985-11-18 1987-05-28 Fujitsu Ltd Semiconductor device
US4924353A (en) 1985-12-20 1990-05-08 Hughes Aircraft Company Connector system for coupling to an integrated circuit chip
US4716049A (en) 1985-12-20 1987-12-29 Hughes Aircraft Company Compressive pedestal for microminiature connections
US4695870A (en) 1986-03-27 1987-09-22 Hughes Aircraft Company Inverted chip carrier
JPS6397941A (en) 1986-10-14 1988-04-28 Fuji Photo Film Co Ltd Photosensitive material
US5138438A (en) 1987-06-24 1992-08-11 Akita Electronics Co. Ltd. Lead connections means for stacked tab packaged IC chips
KR970003915B1 (en) 1987-06-24 1997-03-22 미다 가쓰시게 Semiconductor device and the use memory module
US4781601A (en) 1987-07-06 1988-11-01 Motorola, Inc. Header for an electronic circuit
US4804132A (en) 1987-08-28 1989-02-14 Difrancesco Louis Method for cold bonding
US5198888A (en) 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
US5028986A (en) 1987-12-28 1991-07-02 Hitachi, Ltd. Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices
US4991290A (en) 1988-07-21 1991-02-12 Microelectronics And Computer Technology Flexible electrical interconnect and method of making
JPH02174255A (en) 1988-12-27 1990-07-05 Mitsubishi Electric Corp Semiconductor integrated circuit
US5068714A (en) 1989-04-05 1991-11-26 Robert Bosch Gmbh Method of electrically and mechanically connecting a semiconductor to a substrate using an electrically conductive tacky adhesive and the device so made
US5077598A (en) 1989-11-08 1991-12-31 Hewlett-Packard Company Strain relief flip-chip integrated circuit assembly with test fixturing
CA2034703A1 (en) 1990-01-23 1991-07-24 Masanori Nishiguchi Substrate for packaging a semiconductor device
AU637874B2 (en) 1990-01-23 1993-06-10 Sumitomo Electric Industries, Ltd. Substrate for packaging a semiconductor device
US5083697A (en) 1990-02-14 1992-01-28 Difrancesco Louis Particle-enhanced joining of metal surfaces
US4975079A (en) 1990-02-23 1990-12-04 International Business Machines Corp. Connector assembly for chip testing
US5046238A (en) 1990-03-15 1991-09-10 Rogers Corporation Method of manufacturing a multilayer circuit board
US5345205A (en) 1990-04-05 1994-09-06 General Electric Company Compact high density interconnected microwave system
EP0476091B1 (en) 1990-04-09 1995-01-04 Ascom Tech Ag Bit and frame synchronizing unit for an access node in an optical transmission device
US5148266A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5679977A (en) 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5148265A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5117282A (en) 1990-10-29 1992-05-26 Harris Corporation Stacked configuration for integrated circuit devices
US5172303A (en) 1990-11-23 1992-12-15 Motorola, Inc. Electronic component assembly
US5116459A (en) 1991-03-06 1992-05-26 International Business Machines Corporation Processes for electrically conductive decals filled with organic insulator material
JPH0513967A (en) 1991-07-03 1993-01-22 Mitsubishi Electric Corp Semiconductor storage control device and high density mounting method therefor
JPH06510122A (en) 1991-08-23 1994-11-10
US5397916A (en) 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
US5281852A (en) 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5224023A (en) 1992-02-10 1993-06-29 Smith Gary W Foldable electronic assembly module
US5222014A (en) 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
JP2894071B2 (en) 1992-03-09 1999-05-24 株式会社日立製作所 Semiconductor device
US5422435A (en) 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5247423A (en) 1992-05-26 1993-09-21 Motorola, Inc. Stacking three dimensional leadless multi-chip module and method for making the same
US5820770A (en) 1992-07-21 1998-10-13 Seagate Technology, Inc. Thin film magnetic head including vias formed in alumina layer and process for making the same
US6054756A (en) 1992-07-24 2000-04-25 Tessera, Inc. Connection components with frangible leads and bus
WO1994003036A1 (en) 1992-07-24 1994-02-03 Tessera, Inc. Semiconductor connection components and methods with releasable lead support
DE69330450T2 (en) 1992-08-05 2001-11-08 Fujitsu Ltd Three-dimensional multichip module
US5324892A (en) 1992-08-07 1994-06-28 International Business Machines Corporation Method of fabricating an electronic interconnection
JP3105089B2 (en) 1992-09-11 2000-10-30 株式会社東芝 Semiconductor device
US5334804A (en) 1992-11-17 1994-08-02 Fujitsu Limited Wire interconnect structures for connecting an integrated circuit to a substrate
JP2716336B2 (en) 1993-03-10 1998-02-18 日本電気株式会社 Integrated circuit device
US5398863A (en) 1993-07-23 1995-03-21 Tessera, Inc. Shaped lead structure and method
US5390844A (en) 1993-07-23 1995-02-21 Tessera, Inc. Semiconductor inner lead bonding tool
US5397921A (en) 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5454160A (en) 1993-12-03 1995-10-03 Ncr Corporation Apparatus and method for stacking integrated circuit devices
JP3378334B2 (en) * 1994-01-26 2003-02-17 株式会社東芝 Semiconductor device mounting structure
US5455390A (en) 1994-02-01 1995-10-03 Tessera, Inc. Microelectronics unit mounting with multiple lead bonding
US5455740A (en) 1994-03-07 1995-10-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5448511A (en) 1994-06-01 1995-09-05 Storage Technology Corporation Memory stack with an integrated interconnect and mounting structure
US5615824A (en) 1994-06-07 1997-04-01 Tessera, Inc. Soldering with resilient contacts
US5802699A (en) 1994-06-07 1998-09-08 Tessera, Inc. Methods of assembling microelectronic assembly with socket for engaging bump leads
US5518964A (en) 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5989936A (en) 1994-07-07 1999-11-23 Tessera, Inc. Microelectronic assembly fabrication with terminal formation from a conductive layer
JP3348528B2 (en) * 1994-07-20 2002-11-20 富士通株式会社 Method for manufacturing semiconductor device, method for manufacturing semiconductor device and electronic circuit device, and electronic circuit device
US5656550A (en) 1994-08-24 1997-08-12 Fujitsu Limited Method of producing a semicondutor device having a lead portion with outer connecting terminal
US5491302A (en) 1994-09-19 1996-02-13 Tessera, Inc. Microelectronic bonding with lead motion
US5659952A (en) 1994-09-20 1997-08-26 Tessera, Inc. Method of fabricating compliant interface for semiconductor chip
DE69414846T2 (en) * 1994-09-20 1999-05-20 St Microelectronics Srl Method for the electrical insulation of heat sinks in electronic power circuits
JP2570628B2 (en) 1994-09-21 1997-01-08 日本電気株式会社 Semiconductor package and manufacturing method thereof
US6177636B1 (en) 1994-12-29 2001-01-23 Tessera, Inc. Connection components with posts
US5587342A (en) * 1995-04-03 1996-12-24 Motorola, Inc. Method of forming an electrical interconnect
JP2606177B2 (en) 1995-04-26 1997-04-30 日本電気株式会社 Printed wiring board
US5985692A (en) 1995-06-07 1999-11-16 Microunit Systems Engineering, Inc. Process for flip-chip bonding a semiconductor die having gold bump electrodes
JP3297254B2 (en) 1995-07-05 2002-07-02 株式会社東芝 Semiconductor package and manufacturing method thereof
US5777379A (en) 1995-08-18 1998-07-07 Tessera, Inc. Semiconductor assemblies with reinforced peripheral regions
JP3549294B2 (en) 1995-08-23 2004-08-04 新光電気工業株式会社 Semiconductor device and its mounting structure
US5810609A (en) 1995-08-28 1998-09-22 Tessera, Inc. Socket for engaging bump leads on a microelectronic device and methods therefor
US5861666A (en) 1995-08-30 1999-01-19 Tessera, Inc. Stacked chip assembly
US5798286A (en) 1995-09-22 1998-08-25 Tessera, Inc. Connecting multiple microelectronic elements with lead deformation
US5811982A (en) 1995-11-27 1998-09-22 International Business Machines Corporation High density cantilevered probe for electronic devices
US5674785A (en) 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5646446A (en) 1995-12-22 1997-07-08 Fairchild Space And Defense Corporation Three-dimensional flexible assembly of integrated circuits
US5731709A (en) 1996-01-26 1998-03-24 Motorola, Inc. Method for testing a ball grid array semiconductor device and a device for such testing
US6001671A (en) 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US5789815A (en) 1996-04-23 1998-08-04 Motorola, Inc. Three dimensional semiconductor package having flexible appendages
US5689091A (en) 1996-09-19 1997-11-18 Vlsi Technology, Inc. Multi-layer substrate structure
US6335571B1 (en) * 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US5762845A (en) 1996-11-19 1998-06-09 Packard Hughes Interconnect Company Method of making circuit with conductive and non-conductive raised features
US5929521A (en) 1997-03-26 1999-07-27 Micron Technology, Inc. Projected contact structure for bumped semiconductor device and resulting articles and assemblies
JPH1140694A (en) 1997-07-16 1999-02-12 Oki Electric Ind Co Ltd Semiconductor package, and semiconductor device and their manufacture
KR100543836B1 (en) 1997-08-19 2006-01-23 가부시키가이샤 히타치세이사쿠쇼 Multichip module structure and method for manufacturing the same
CA2213590C (en) 1997-08-21 2006-11-07 Keith C. Carroll Flexible circuit connector and method of making same
JPH1197576A (en) 1997-09-22 1999-04-09 Matsushita Electric Ind Co Ltd Semiconductor device
JP3937265B2 (en) 1997-09-29 2007-06-27 エルピーダメモリ株式会社 Semiconductor device
US6217972B1 (en) 1997-10-17 2001-04-17 Tessera, Inc. Enhancements in framed sheet processing
US6222136B1 (en) 1997-11-12 2001-04-24 International Business Machines Corporation Printed circuit board with continuous connective bumps
JPH11163022A (en) 1997-11-28 1999-06-18 Sony Corp Semiconductor and manufacture of the same and electronic equipment
US6052287A (en) 1997-12-09 2000-04-18 Sandia Corporation Silicon ball grid array chip carrier
US5973391A (en) 1997-12-11 1999-10-26 Read-Rite Corporation Interposer with embedded circuitry and method for using the same to package microelectronic units
US6329594B1 (en) 1998-01-16 2001-12-11 Bae Systems Information And Electronic Systems Integration, Inc. Integrated circuit package
US5956234A (en) 1998-01-20 1999-09-21 Integrated Device Technology, Inc. Method and structure for a surface mountable rigid-flex printed circuit board
US6061245A (en) 1998-01-22 2000-05-09 International Business Machines Corporation Free standing, three dimensional, multi-chip, carrier package with air flow baffle
US6235996B1 (en) 1998-01-28 2001-05-22 International Business Machines Corporation Interconnection structure and process module assembly and rework
US6300679B1 (en) 1998-06-01 2001-10-09 Semiconductor Components Industries, Llc Flexible substrate for packaging a semiconductor component
US6414391B1 (en) 1998-06-30 2002-07-02 Micron Technology, Inc. Module assembly for stacked BGA packages with a common bus bar in the assembly
US5854507A (en) 1998-07-21 1998-12-29 Hewlett-Packard Company Multiple chip assembly
US6218302B1 (en) 1998-07-21 2001-04-17 Motorola Inc. Method for forming a semiconductor device
US6515355B1 (en) 1998-09-02 2003-02-04 Micron Technology, Inc. Passivation layer for packaged integrated circuits
JP2000100869A (en) 1998-09-22 2000-04-07 Hitachi Ltd Semiconductor device and manufacture thereof
JP3407275B2 (en) 1998-10-28 2003-05-19 インターナショナル・ビジネス・マシーンズ・コーポレーション Bump and method of forming the same
US6332270B2 (en) 1998-11-23 2001-12-25 International Business Machines Corporation Method of making high density integral test probe
JP3137186B2 (en) 1999-02-05 2001-02-19 インターナショナル・ビジネス・マシーンズ・コーポレ−ション Interlayer connection structure, multilayer wiring board, and method for forming them
US6965166B2 (en) * 1999-02-24 2005-11-15 Rohm Co., Ltd. Semiconductor device of chip-on-chip structure
US6980017B1 (en) 1999-03-10 2005-12-27 Micron Technology, Inc. Test interconnect for bumped semiconductor components and method of fabrication
JP2000277649A (en) 1999-03-26 2000-10-06 Matsushita Electric Works Ltd Semiconductor and manufacture of the same
US6177729B1 (en) 1999-04-03 2001-01-23 International Business Machines Corporation Rolling ball connector
JP3446825B2 (en) * 1999-04-06 2003-09-16 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
US6225206B1 (en) 1999-05-10 2001-05-01 International Business Machines Corporation Flip chip C4 extension structure and process
US6258625B1 (en) 1999-05-18 2001-07-10 International Business Machines Corporation Method of interconnecting electronic components using a plurality of conductive studs
US6782610B1 (en) 1999-05-21 2004-08-31 North Corporation Method for fabricating a wiring substrate by electroplating a wiring film on a metal base
JP3973340B2 (en) 1999-10-05 2007-09-12 Necエレクトロニクス株式会社 Semiconductor device, wiring board, and manufacturing method thereof
TW512467B (en) 1999-10-12 2002-12-01 North Kk Wiring circuit substrate and manufacturing method therefor
JP2001118872A (en) * 1999-10-18 2001-04-27 Daiwa Kogyo:Kk Bump-forming method
US6882045B2 (en) * 1999-10-28 2005-04-19 Thomas J. Massingill Multi-chip module and method for forming and method for deplating defective capacitors
US6869750B2 (en) 1999-10-28 2005-03-22 Fujitsu Limited Structure and method for forming a multilayered structure
US6362525B1 (en) 1999-11-09 2002-03-26 Cypress Semiconductor Corp. Circuit structure including a passive element formed within a grid array substrate and method for making the same
US6534861B1 (en) 1999-11-15 2003-03-18 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6592109B2 (en) 2000-07-31 2003-07-15 Toyo Tire & Rubber Co., Ltd. Liquid sealing type body mount
US6216941B1 (en) * 2000-01-06 2001-04-17 Trw Inc. Method for forming high frequency connections to high temperature superconductor circuits and other fragile materials
JP2001196381A (en) 2000-01-12 2001-07-19 Toyo Kohan Co Ltd Semiconductor device, metallic laminated board used for formation of circuit on semiconductor, and method for forming circuit
JP3865989B2 (en) 2000-01-13 2007-01-10 新光電気工業株式会社 Multilayer wiring board, wiring board, multilayer wiring board manufacturing method, wiring board manufacturing method, and semiconductor device
US20030001286A1 (en) 2000-01-28 2003-01-02 Ryoichi Kajiwara Semiconductor package and flip chip bonding method therein
JP3752949B2 (en) 2000-02-28 2006-03-08 日立化成工業株式会社 Wiring substrate and semiconductor device
KR100817646B1 (en) * 2000-03-10 2008-03-27 스태츠 칩팩, 엘티디. Flip chip interconnection structure
US6565441B1 (en) 2000-04-07 2003-05-20 Arista Enterprises Inc. Dedicated wireless digital video disc (DVD) controller for video game consoles
JP2001308095A (en) 2000-04-19 2001-11-02 Tadatomo Suga Semiconductor device and method of manufacture
US6578754B1 (en) 2000-04-27 2003-06-17 Advanpack Solutions Pte. Ltd. Pillar connections for semiconductor chips and method of manufacture
US6522018B1 (en) 2000-05-16 2003-02-18 Micron Technology, Inc. Ball grid array chip packages having improved testing and stacking characteristics
US6647310B1 (en) 2000-05-30 2003-11-11 Advanced Micro Devices, Inc. Temperature control of an integrated circuit
JP2002016096A (en) 2000-06-27 2002-01-18 Citizen Watch Co Ltd Semiconductor device and its manufacturing method
US6560117B2 (en) 2000-06-28 2003-05-06 Micron Technology, Inc. Packaged microelectronic die assemblies and methods of manufacture
JP2002289768A (en) * 2000-07-17 2002-10-04 Rohm Co Ltd Semiconductor device and its manufacturing method
US6462575B1 (en) 2000-08-28 2002-10-08 Micron Technology, Inc. Method and system for wafer level testing and burning-in semiconductor components
JP3874062B2 (en) 2000-09-05 2007-01-31 セイコーエプソン株式会社 Semiconductor device
JP3735526B2 (en) 2000-10-04 2006-01-18 日本電気株式会社 Semiconductor device and manufacturing method thereof
JP2002124548A (en) 2000-10-17 2002-04-26 Hitachi Cable Ltd Tape carrier and semiconductor device using the tape carrier
JP2002151551A (en) 2000-11-10 2002-05-24 Hitachi Ltd Flip-chip mounting structure, semiconductor device therewith and mounting method
US6555906B2 (en) 2000-12-15 2003-04-29 Intel Corporation Microelectronic package having a bumpless laminated interconnection layer
US6734539B2 (en) 2000-12-27 2004-05-11 Lucent Technologies Inc. Stacked module package
US6800169B2 (en) 2001-01-08 2004-10-05 Fujitsu Limited Method for joining conductive structures and an electrical conductive article
US6388322B1 (en) 2001-01-17 2002-05-14 Aralight, Inc. Article comprising a mechanically compliant bump
JP2002261204A (en) * 2001-03-02 2002-09-13 Hitachi Aic Inc Interposer board and electronic component body having the same
US6648213B1 (en) * 2001-03-05 2003-11-18 Saturn Electronics & Engineering, Inc. Manufacturing method for attaching components to a substrate
US7242099B2 (en) * 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
US20050097727A1 (en) 2001-03-28 2005-05-12 Tomoo Iijima Multi-layer wiring board, method for producing multi-layer wiring board, polishing machine for multi-layer wiring board, and metal sheet for producing wiring board
JP4141135B2 (en) 2001-03-28 2008-08-27 テセラ・インターコネクト・マテリアルズ,インコーポレイテッド Manufacturing method of multilayer wiring board
JP2002313996A (en) 2001-04-18 2002-10-25 Toshiba Chem Corp Substrate for semiconductor package, and its manufacturing method
JP2003051665A (en) 2001-05-31 2003-02-21 Fujikura Ltd Method for mounting electronic component
DE10128573A1 (en) 2001-06-13 2003-01-02 Infineon Technologies Ag Prevent unwanted external detection of operations in integrated digital circuits
JP2003007768A (en) 2001-06-25 2003-01-10 Sumitomo Metal Mining Co Ltd Interlayer connection material, and manufacturing method and using method therefor
JP4663165B2 (en) 2001-06-27 2011-03-30 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US6550666B2 (en) 2001-08-21 2003-04-22 Advanpack Solutions Pte Ltd Method for forming a flip chip on leadframe semiconductor package
US6992379B2 (en) 2001-09-05 2006-01-31 International Business Machines Corporation Electronic package having a thermal stretching layer
US6767819B2 (en) 2001-09-12 2004-07-27 Dow Corning Corporation Apparatus with compliant electrical terminals, and methods for forming same
JP2003092472A (en) 2001-09-19 2003-03-28 Hitachi Metals Ltd Manufacturing method of laminated foil for forming multi-layer wiring board and multi-layer wiring board using the same
US6897565B2 (en) 2001-10-09 2005-05-24 Tessera, Inc. Stacked packages
US6977440B2 (en) 2001-10-09 2005-12-20 Tessera, Inc. Stacked packages
JP3583396B2 (en) * 2001-10-31 2004-11-04 富士通株式会社 Semiconductor device manufacturing method, thin film multilayer substrate, and manufacturing method thereof
JP3875077B2 (en) 2001-11-16 2007-01-31 富士通株式会社 Electronic device and device connection method
TWI245402B (en) 2002-01-07 2005-12-11 Megic Corp Rod soldering structure and manufacturing process thereof
SG115456A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
TWI284973B (en) 2002-04-03 2007-08-01 Advanced Semiconductor Eng Flip-chip joint structure, and fabricating process thereof
US6744142B2 (en) 2002-06-19 2004-06-01 National Central University Flip chip interconnection structure and process of making the same
US6803303B1 (en) 2002-07-11 2004-10-12 Micron Technology, Inc. Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts
US20040007779A1 (en) * 2002-07-15 2004-01-15 Diane Arbuthnot Wafer-level method for fine-pitch, high aspect ratio chip interconnect
JP2005026645A (en) 2002-10-15 2005-01-27 Shinko Electric Ind Co Ltd Circuit board and its manufacturing method
US20050124091A1 (en) 2003-06-09 2005-06-09 Shinko Electric Industries Co., Ltd. Process for making circuit board or lead frame
US7005241B2 (en) 2003-06-09 2006-02-28 Shinko Electric Industries Co., Ltd. Process for making circuit board or lead frame
TWI313507B (en) 2002-10-25 2009-08-11 Megica Corporatio Method for assembling chips
US7087458B2 (en) 2002-10-30 2006-08-08 Advanpack Solutions Pte. Ltd. Method for fabricating a flip chip package with pillar bump and no flow underfill
JP2004179232A (en) 2002-11-25 2004-06-24 Seiko Epson Corp Semiconductor device, manufacturing method thereof, and electronic apparatus
TW200423344A (en) 2002-12-31 2004-11-01 Texas Instruments Inc Composite metal column for mounting semiconductor device
KR101094798B1 (en) 2003-01-17 2011-12-16 도판 인사츠 가부시키가이샤 Metal photo-etching product and production method therefor
JP2004221450A (en) 2003-01-17 2004-08-05 Toppan Printing Co Ltd Printed board and its manufacturing method
TWI333687B (en) 2003-03-31 2010-11-21 Tessera Interconnect Materials Inc
JP4036786B2 (en) 2003-04-24 2008-01-23 シャープ株式会社 Electronic component mounting method
TWI234252B (en) 2003-05-13 2005-06-11 Siliconware Prec Ind Co Ltd Flash-preventing window ball grid array semiconductor package and chip carrier and method for fabricating the same
JP2004342802A (en) 2003-05-15 2004-12-02 Sharp Corp Printed board with bump electrode and manufacturing method thereof
JP4389471B2 (en) * 2003-05-19 2009-12-24 パナソニック株式会社 Electronic circuit connection structure and connection method
US6888255B2 (en) * 2003-05-30 2005-05-03 Texas Instruments Incorporated Built-up bump pad structure and method for same
US7242097B2 (en) * 2003-06-30 2007-07-10 Intel Corporation Electromigration barrier layers for solder joints
JP4056001B2 (en) 2003-07-11 2008-03-05 テセラ・インターコネクト・マテリアルズ,インコーポレイテッド Method for manufacturing printed circuit board
JP2005077955A (en) 2003-09-02 2005-03-24 Sanyo Electric Co Ltd Etching method and method for manufacturing circuit device by using same
JP2005123547A (en) * 2003-09-24 2005-05-12 Ibiden Co Ltd Interposer and multilayer printed wiring board
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
US7462936B2 (en) 2003-10-06 2008-12-09 Tessera, Inc. Formation of circuitry with modification of feature height
US8641913B2 (en) 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US7176043B2 (en) 2003-12-30 2007-02-13 Tessera, Inc. Microelectronic packages and methods therefor
JP2005216696A (en) 2004-01-30 2005-08-11 Ngk Spark Plug Co Ltd Relay board and board with relay board
JP2005243761A (en) * 2004-02-25 2005-09-08 Ngk Spark Plug Co Ltd Relay board, and substrate made of resin having the same
KR100606441B1 (en) 2004-04-30 2006-08-01 엘지.필립스 엘시디 주식회사 Method for fabricating cliche and method for forming pattern using the same
JP4661122B2 (en) * 2004-05-18 2011-03-30 ソニー株式会社 Component mounting wiring board and mounting method of components on wiring board
WO2005122706A2 (en) 2004-05-31 2005-12-29 Joon-Mo Kang Method of aligning semiconductor device and semiconductor structure thereof
US7453157B2 (en) 2004-06-25 2008-11-18 Tessera, Inc. Microelectronic packages and methods therefor
WO2006004672A1 (en) 2004-06-25 2006-01-12 Tessera, Inc. Components with posts and pads
US6956165B1 (en) * 2004-06-28 2005-10-18 Altera Corporation Underfill for maximum flip chip package reliability
US20060091538A1 (en) 2004-11-04 2006-05-04 Kabadi Ashok N Low profile and tight pad-pitch land-grid-array (LGA) socket
JP4908750B2 (en) * 2004-11-25 2012-04-04 ローム株式会社 Semiconductor device
US8294279B2 (en) * 2005-01-25 2012-10-23 Megica Corporation Chip package with dam bar restricting flow of underfill
JP2007023338A (en) 2005-07-15 2007-02-01 Shinko Electric Ind Co Ltd Method for forming metal sheet pattern and circuit board
EP1746470A1 (en) 2005-07-20 2007-01-24 Breitling AG Timepiece with calendar mechanism
TWI273667B (en) * 2005-08-30 2007-02-11 Via Tech Inc Chip package and bump connecting structure thereof
JP4742844B2 (en) * 2005-12-15 2011-08-10 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
TWI286829B (en) 2006-01-17 2007-09-11 Via Tech Inc Chip package
DE102006006825A1 (en) 2006-02-14 2007-08-23 Infineon Technologies Ag Semiconductor component e.g. ball grid array semiconductor component, has semiconductor chip with protective casing, and soldering ball arranged in recess of electrical insulating layer and connected with connecting carrier
JP4661657B2 (en) * 2006-03-30 2011-03-30 株式会社デンソー Bump bonded body manufacturing method
US7964800B2 (en) * 2006-05-25 2011-06-21 Fujikura Ltd. Printed wiring board, method for forming the printed wiring board, and board interconnection structure
TW200801513A (en) 2006-06-29 2008-01-01 Fermiscan Australia Pty Ltd Improved process
JP4901384B2 (en) 2006-09-14 2012-03-21 パナソニック株式会社 Resin wiring board, semiconductor device using the same, and laminated semiconductor device
US7901989B2 (en) 2006-10-10 2011-03-08 Tessera, Inc. Reconstituted wafer level stacking
US20100071944A1 (en) 2006-12-19 2010-03-25 Tessera Interconnect Materials, Inc. Chip capacitor embedded pwb
US7939939B1 (en) 2007-06-11 2011-05-10 Texas Instruments Incorporated Stable gold bump solder connections
US7911805B2 (en) 2007-06-29 2011-03-22 Tessera, Inc. Multilayer wiring element having pin interface
WO2009017758A2 (en) 2007-07-27 2009-02-05 Tessera, Inc. Reconstituted wafer stack packaging with after-applied pad extensions
CN101861646B (en) 2007-08-03 2015-03-18 泰塞拉公司 Stack packages using reconstituted wafers
US8043895B2 (en) 2007-08-09 2011-10-25 Tessera, Inc. Method of fabricating stacked assembly including plurality of stacked microelectronic elements
KR101542478B1 (en) 2007-08-15 2015-08-06 테세라, 인코포레이티드 A method of fabricating an interconnection element having conductive posts
US20090071707A1 (en) 2007-08-15 2009-03-19 Tessera, Inc. Multilayer substrate with interconnection vias and method of manufacturing the same
CN105140134A (en) 2007-09-28 2015-12-09 泰塞拉公司 Flip chip interconnection with double post
JP2011501410A (en) 2007-10-10 2011-01-06 テッセラ,インコーポレイテッド Robust multilayer wiring elements and assembly with embedded microelectronic elements
TWI389290B (en) 2007-11-08 2013-03-11 Ind Tech Res Inst Chip structure and process thereof, stacked structure of chips and process thereof
JP2009158593A (en) 2007-12-25 2009-07-16 Tessera Interconnect Materials Inc Bump structure and method of manufacturing the same
JP4483969B2 (en) 2008-03-31 2010-06-16 セイコーエプソン株式会社 Substrate, manufacturing method thereof, and manufacturing method of semiconductor device
JP2009302095A (en) 2008-06-10 2009-12-24 Seiko Epson Corp Semiconductor device and method for manufacturing the same
US20100044860A1 (en) 2008-08-21 2010-02-25 Tessera Interconnect Materials, Inc. Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer
US7569935B1 (en) * 2008-11-12 2009-08-04 Powertech Technology Inc. Pillar-to-pillar flip-chip assembly
US8115310B2 (en) 2009-06-11 2012-02-14 Texas Instruments Incorporated Copper pillar bonding for fine pitch flip chip devices
US8330272B2 (en) 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229220B1 (en) * 1995-06-27 2001-05-08 International Business Machines Corporation Bump structure, bump forming method and package connecting body
US20030075791A1 (en) * 2001-10-23 2003-04-24 Kazutaka Shibata Semiconductor device
US20040155358A1 (en) * 2003-02-07 2004-08-12 Toshitsune Iijima First and second level packaging assemblies and method of assembling package
US20040232533A1 (en) * 2003-05-21 2004-11-25 Olympus Corporation Semiconductor apparatus and fabricating method for the same
US20060138647A1 (en) * 2004-12-23 2006-06-29 Tessera, Inc. Microelectronic package having stacked semiconductor devices and a process for its fabrication
US20070004586A1 (en) * 2005-07-01 2007-01-04 Sk Corporation Arylphenoxy catalyst system for producing ethylene homopolymer or copolymers of ethylene and alpha-olefins

Also Published As

Publication number Publication date
CN105140134A (en) 2015-12-09
EP2637202A2 (en) 2013-09-11
EP2637202A3 (en) 2014-03-12
KR101388538B1 (en) 2014-04-23
WO2009045371A3 (en) 2009-05-22
US8884448B2 (en) 2014-11-11
WO2009045371A2 (en) 2009-04-09
KR20100092428A (en) 2010-08-20
CN101874296A (en) 2010-10-27
JP5629580B2 (en) 2014-11-19
EP2206145A4 (en) 2012-03-28
US20090146303A1 (en) 2009-06-11
US20110074027A1 (en) 2011-03-31
JP2010541244A (en) 2010-12-24
US8558379B2 (en) 2013-10-15
CN101874296B (en) 2015-08-26
EP2206145A2 (en) 2010-07-14

Similar Documents

Publication Publication Date Title
US9373573B2 (en) Solder joint flip chip interconnection
US9991218B2 (en) Connector structures of integrated circuits
US9012266B2 (en) Copper post solder bumps on substrates
US9196581B2 (en) Flow underfill for microelectronic packages
US8536714B2 (en) Interposer, its manufacturing method, and semiconductor device
US9545014B2 (en) Flip chip interconnect solder mask
US8810043B2 (en) Semiconductor device
USRE44355E1 (en) Method of forming a bump-on-lead flip chip interconnection having higher escape routing density
US7384863B2 (en) Semiconductor device and method for manufacturing the same
US5470787A (en) Semiconductor device solder bump having intrinsic potential for forming an extended eutectic region and method for making and using the same
EP2172089B1 (en) Method for manufacturing a multilayer wiring element having pin interface
JP3521117B2 (en) Integrated circuit package
US6592019B2 (en) Pillar connections for semiconductor chips and method of manufacture
US9943930B2 (en) Composition of a solder, and method of manufacturing a solder connection
US6787903B2 (en) Semiconductor device with under bump metallurgy and method for fabricating the same
US7078822B2 (en) Microelectronic device interconnects
US7138299B2 (en) Method of electrically connecting a microelectronic component
US6940169B2 (en) Torch bump
US6196443B1 (en) Pb-In-Sn tall C-4 for fatigue enhancement
JP3320979B2 (en) How to mount a device directly on a device carrier
US5108027A (en) Flip chip solder bond structure for devices with gold based metallization
TWI390642B (en) Stable gold bump solder connections
US7902678B2 (en) Semiconductor device and manufacturing method thereof
KR100804392B1 (en) Semiconductor package and fabrication method thereof
KR100568006B1 (en) Forming Method for Concave Solder Bump Structure of Flip Chip Package

Legal Events

Date Code Title Description
AS Assignment

Owner name: TESSERA, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KWON, JINSU;REEL/FRAME:037489/0653

Effective date: 20090211

AS Assignment

Owner name: ROYAL BANK OF CANADA, AS COLLATERAL AGENT, CANADA

Free format text: SECURITY INTEREST;ASSIGNORS:INVENSAS CORPORATION;TESSERA, INC.;TESSERA ADVANCED TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040797/0001

Effective date: 20161201

STCB Information on status: application discontinuation

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.), CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: TESSERA ADVANCED TECHNOLOGIES, INC, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: TESSERA, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: DTS, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: INVENSAS CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: IBIQUITY DIGITAL CORPORATION, MARYLAND

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS), CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: DTS LLC, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601

Owner name: PHORUS, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001

Effective date: 20200601