US20150048476A1 - Semiconductor devices and methods of manufacture - Google Patents
Semiconductor devices and methods of manufacture Download PDFInfo
- Publication number
- US20150048476A1 US20150048476A1 US14/024,102 US201314024102A US2015048476A1 US 20150048476 A1 US20150048476 A1 US 20150048476A1 US 201314024102 A US201314024102 A US 201314024102A US 2015048476 A1 US2015048476 A1 US 2015048476A1
- Authority
- US
- United States
- Prior art keywords
- design
- shallow trench
- structures
- deep trench
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title abstract description 54
- 238000004519 manufacturing process Methods 0.000 title abstract description 23
- 239000004065 semiconductor Substances 0.000 title abstract description 16
- 239000000463 material Substances 0.000 claims abstract description 89
- 239000003989 dielectric material Substances 0.000 claims abstract description 14
- 238000002955 isolation Methods 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 abstract description 20
- 238000000151 deposition Methods 0.000 abstract description 11
- 230000007547 defect Effects 0.000 abstract description 10
- 239000012212 insulator Substances 0.000 abstract description 4
- 238000013461 design Methods 0.000 description 61
- 230000008569 process Effects 0.000 description 35
- 238000012938 design process Methods 0.000 description 15
- 238000005530 etching Methods 0.000 description 12
- 238000001459 lithography Methods 0.000 description 11
- 238000012360 testing method Methods 0.000 description 10
- 238000004088 simulation Methods 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000011960 computer-aided design Methods 0.000 description 3
- 238000013500 data storage Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 208000012868 Overgrowth Diseases 0.000 description 2
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 150000004767 nitrides Chemical group 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005266 casting Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000012010 growth Effects 0.000 description 1
- 230000007773 growth pattern Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
- 238000002076 thermal analysis method Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02647—Lateral overgrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
Definitions
- the invention relates to semiconductor structures and, more particularly, to semiconductor devices with reduced substrate defects and methods of manufacture.
- Semiconductor manufacturing consists of a complex set of processes. These processes include three main building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask. These three main building blocks must be rigorously calibrated and monitored to minimize defects.
- the manufacture of semiconductor devices can vary depending on the devices or structures being manufactured. Some of these manufacturing processes have inherent issues, which can lead to defects in the underlying substrate. For example, the bonding or growth patterns of certain materials can lead to lattice mismatch issues, resulting in defects to the underlying substrate. More specifically, growing certain materials within confined spaces, e.g., trenches, can result in defects to the underlying substrate, due to a large lattice mismatch with respect to the underlying substrate, e.g., Si. Along with a large lattice mismatch is large threading dislocation densities, which adversely impact device yield. For example, using III-V materials or Ge film grown directly on Si, the threading dislocation density at the surface can be above 10 8 /cm 2 , which will considerably negatively impact device yield.
- a method comprises forming a dielectric material on a substrate.
- the method further comprises forming a shallow trench structure and deep trench structure within the dielectric material.
- the method further comprises forming a material within the shallow trench structure and deep trench structure.
- the method further comprises forming active areas of the material separated by shallow trench isolation structures.
- the shallow trench isolation structures are formed by: removing the material from within the deep trench structure and portions of the shallow trench structure to form trenches; and depositing an insulator material within the trenches.
- a method comprises forming a shallow trench structure within a dielectric material.
- the method further comprises forming at least one deep trench structure within the dielectric material and aligned within the shallow trench structure.
- the method further comprises forming at least a first material within the shallow trench structure and the deep trench structure.
- the method further comprises forming active areas of the at least first material, comprising forming shallow trench isolation structures in the at least first material. At least one of the shallow trench isolation structures extend within the deep trench structure after removal of the at least first material.
- a structure comprises a shallow trench structure within a dielectric material.
- the structure further comprises at least one deep trench structure within the dielectric material and aligned within the shallow trench structure.
- the structure further comprises active areas of at least a first material within the shallow trench structure, separated by shallow trench isolation structures extending within the least one deep trench structure.
- a design structure tangibly embodied in a machine readable storage medium for designing, manufacturing, or testing an integrated circuit comprises the structures of the present invention.
- a hardware description language (HDL) design structure encoded on a machine-readable data storage medium comprises elements that when processed in a computer-aided design system generates a machine-executable representation of the semiconductor structures, which comprises the structures of the present invention.
- a method in a computer-aided design system is provided for generating a functional design model of the semiconductor structures. The method comprises generating a functional representation of the structural elements of the semiconductor structures.
- FIGS. 1-5 show fabrication processes and respective structures in accordance with aspects of the present invention
- FIGS. 6-11 show fabrication processes and respective structures in accordance with additional aspects of the present invention.
- FIG. 12 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.
- the invention relates to semiconductor structures and, more particularly, to semiconductor devices and methods of manufacture.
- the present invention is directed to the manufacture of NFET and PFET devices on a single substrate, while minimizing substrate defects.
- the present invention utilizes germanium and III-V materials to improve NFET and PFET device performance while, advantageously, mitigating defects, including the formation of threading dislocation densities. In this way, device improvements and yields are considerably increased due to the processes of the present invention.
- FIGS. 1-5 show fabrication processes and respective structures in accordance with aspects of the present invention.
- the structure 5 of FIG. 1 includes a substrate 10 .
- the substrate 10 can be, for example, a Si wafer; although other semiconductor materials are contemplated by the present invention.
- the substrate 10 can be, for example, a P ⁇ Si wafer.
- a dielectric layer 12 can be deposited on the substrate 10 , with a thickness of about 100 nm; although other dimensions are also contemplated by the present invention.
- the dielectric layer 12 can be oxide material deposited using any conventionally known deposition method, such as, for example, chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- a shallow trench 14 and a deep trench 16 are formed within the dielectric layer 12 .
- the deep trench 16 is formed within the confines of the shallow trench 14 , e.g., is aligned within the shallow trench 14 .
- the shallow trench 14 and the deep trench 16 can be formed using separate conventional lithography and etching processes.
- a resist can be formed on the dielectric layer 12 , which is patterned by exposure to energy (light).
- a reactive ion etching (RIE) is performed through the pattern to form the shallow trench 14 within the dielectric layer 12 .
- the resist can then be stripped or removed using conventional stripping processes, such as oxygen ashing processes.
- the deep trench 16 can then be formed, in a manner similar to that described with regard to the shallow trench 14 .
- the shallow trench 14 can be about 50 nm in depth; whereas, in embodiments, the deep trench 16 can be about 50 nm in depth and about 50 nm in width. It should be understood by those of ordinary skill in the art that other dimensions are also contemplated by the present invention, depending on the thickness of the dielectric layer 12 .
- a lattice mismatch material 18 is formed within the shallow trench 14 and the deep trench 16 .
- the lattice mismatch material 18 can be formed by an epitaxial lateral overgrowth (ELO) process within the shallow trench 14 and the deep trench 16 .
- the lattice mismatch material 18 can be any material that has a different lattice constant than the underlying substrate 10 .
- the lattice mismatch material 18 can be a III-V material, e.g., indium phosphide, indium gallium arsenide, gallium arsenide, etc. This may result in a defect within the deep trench 16 , which will subsequently be removed.
- germanium and III-V materials can be used to improve performance in high-performance digital logic transistors in VLSI applications. That is, by using, for example, germanium and III-V materials there is significant potential for enhanced performance of both p- and n-channel FETs.
- the lattice mismatch material 18 undergoes a planarization process.
- the lattice mismatch material 18 can be planarized using a chemical mechanical planarization (CMP) process to planarize the lattice mismatch material 18 to the surface of the dielectric layer 12 .
- CMP chemical mechanical planarization
- the lattice mismatch material 18 will be planar within the shallow trench 14 (as shown by reference numeral 18 ′).
- shallow trench isolation (STI) structures 20 are formed within the lattice mismatch material 18 , and extending into the deep trench 16 (which is below an active area). It should be understood by those of skill in the art that the STI structures can be slightly recessed. In embodiments, the STI structures 20 can be formed using any insulator material, e.g., oxide. The STI structures 20 can be formed using conventional lithography and etching processes, e.g., RIE.
- a resist can be formed on the surface 18 ′ of the lattice mismatch material 18 , which is patterned by exposure to energy (light).
- a RIE is performed through the pattern to form trenches within the lattice mismatch material 18 .
- the trenches are aligned with and formed within the deep trenches 16 .
- the RIE process will remove any defects within the deep trench 16 , e.g., by removing the material within the deep trench 16 .
- the resist can then be stripped or removed using conventional stripping processes, such as oxygen ashing processes.
- An oxide material can then be deposited within the trenches (including within the deep trenches 16 ) to form the STI structures 20 .
- any excess oxide material can be removed from the surface 18 ′ of the lattice mismatch material 18 using, for example, CMP processes. In this way, active areas 18 ′′ are formed between the STI structures 20 .
- structures 22 can be fabricated on the active areas 18 ′′.
- These structures 22 can be, for example, NFETS and/or PFETS, fabricated using conventional deposition, lithography and etching steps, known to those of skill in the art.
- the NFETS and/or PFETS can be fabricated by depositing a high-k dielectric material and metal or poly material on the active areas 18 ′′, e.g., using CVD or other deposition processes.
- the high-k dielectric material and metal or poly material can then be patterned using conventional lithography and etching processes as already described herein. Spacers and sidewalls can then be formed on the patterned materials, e.g., by deposition of nitride or oxide material.
- Source and drain regions can be formed using conventional implantation and/or doping processes, as is known to those of skill in the art.
- FIGS. 6-11 show fabrication processes and respective structures in accordance with additional aspects of the present invention.
- the structure 5 ′ of FIG. 6 includes a substrate 10 .
- the substrate 10 can be, for example, a Si wafer; although other semiconductor materials are contemplated by the present invention, e.g., a P ⁇ Si wafer.
- a dielectric layer 12 can be deposited on the substrate 10 , with thickness of about 100 nm; although other dimensions are also contemplated by the present invention.
- the dielectric layer 12 can be oxide material deposited using any conventionally known deposition method, such as, for example, CVD.
- a shallow trench 14 ′ and a deep trench 16 ′ are formed within the dielectric layer 12 .
- the deep trench 16 ′ is formed within the confines of the shallow trench 14 , e.g., is aligned within the shallow trench 14 ′.
- the shallow trench 14 ′ and the deep trench 16 ′ can be formed using conventional lithography and etching processes as already described herein.
- the deep trench 16 ′ can be formed asymmetrically, e.g., on a single side of the structure.
- the deep trench 16 ′ can be formed on either a PFET or NFET side of the structure 5 ′.
- the shallow trench 14 ′ can be about 50 nm in depth; whereas, in embodiments, the deep trench 16 ′ can be about 50 nm in depth and about 50 nm in width. It should be understood by those of ordinary skill in the art that other dimensions are also contemplated by the present invention, depending on the thickness of the dielectric layer 12 .
- a layer of epitaxial material 24 is formed within the deep trench 16 ′ and a portion of the shallow trench 14 ′.
- the layer of epitaxial material 24 can be grown within the portion of the shallow trench 14 ′ and the deep trench 16 ′. That is, the layer of epitaxial material 24 can be formed by an epitaxial lateral overgrowth (ELO) process within the shallow trench 14 ′ and the deep trench 16 ′.
- the layer of epitaxial material 24 can be a III-V material, e.g., indium phosphide, indium gallium arsenide, gallium arsenide, etc.
- the III-V material is grown on an NFET side of the structure.
- a hardmask material 26 is formed over the layer of epitaxial material 24 .
- a deep trench 28 is then formed on the PFET side of the structure, using conventional lithography and etching processes. As should be understood by those of skill in the art, the hardmask material 26 will protect the underlying layer of epitaxial material 24 during subsequent etching processes.
- a material 30 is formed within the remain portion of the shallow trench 14 ′ and the previously formed deep trench 28 .
- the material 30 is a different material than the epitaxial material 24 , and is preferably a material 30 that has a different lattice mismatch material than the underlying substrate 10 .
- the material 30 is germanium, which is formed in a growth process.
- a planarization process is performed on the hardmask material 26 , epitaxial material 24 and material 30 .
- the hardmask material 26 , epitaxial material 24 and material 30 can be planarized using a CMP process to planarize the hardmask material 26 , epitaxial material 24 and material 30 to the surface of the dielectric layer 12 . In this way, the hardmask material 26 , epitaxial material 24 and material 30 will be planar within the shallow trench 14 ′.
- shallow trench isolation (STI) structures 20 are formed within the epitaxial material 24 and material 30 , and extending into the deep trench 16 ′ and deep trench 28 .
- the STI structures 20 can be formed using any insulator material, e.g., oxide.
- the STI structures 20 can be formed using conventional lithography, etching, e.g., RIE, and deposition processes, as already discussed herein.
- any excess oxide material can be removed from the planarized surface of the epitaxial material 24 and material 30 using, for example, CMP processes.
- active areas 24 ′ and 30 ′ are formed between the STI structures 20 .
- the active area 24 ′ is an NFET active area and the active area 30 ′ is a PFET active area.
- structures 22 ′ and 22 ′′ can be fabricated on the active areas 24 ′ and 30 ′, respectively.
- These structures 22 ′ and 22 ′′ can be, for example, NFETS and/or PFETS, respectively, fabricated using conventional deposition, lithography and etching steps, known to those of skill in the art.
- the NFETS and/or PFETS can be fabricated by depositing a high-k dielectric material and metal or poly material on the active areas 24 ′ and 30 ′. The high-k dielectric material and metal or poly material can then be patterned using conventional lithography and etching processes as already described herein.
- Spacers and sidewalls can then be formed on the patterned materials, e.g., by deposition of nitride or oxide material.
- Source and drain regions can be formed using conventional implantation and/or doping processes, as is known to those of skill in the art.
- FIG. 12 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.
- FIG. 12 shows a block diagram of an exemplary design flow 900 used for example, in semiconductor IC logic design, simulation, test, layout, and manufacture.
- Design flow 900 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown in FIGS. 1-11 .
- the design structures processed and/or generated by design flow 900 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems.
- Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system.
- machines may include: lithography machines, machines and/or equipment for generating masks (e.g. e-beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g. a machine for programming a programmable gate array).
- Design flow 900 may vary depending on the type of representation being designed. For example, a design flow 900 for building an application specific IC (ASIC) may differ from a design flow 900 for designing a standard component or from a design flow 900 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc.
- ASIC application specific IC
- PGA programmable gate array
- FPGA field programmable gate array
- FIG. 12 illustrates multiple such design structures including an input design structure 920 that is preferably processed by a design process 910 .
- Design structure 920 may be a logical simulation design structure generated and processed by design process 910 to produce a logically equivalent functional representation of a hardware device.
- Design structure 920 may also or alternatively comprise data and/or program instructions that when processed by design process 910 , generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features, design structure 920 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer.
- ECAD electronic computer-aided design
- design structure 920 When encoded on a machine-readable data transmission, gate array, or storage medium, design structure 920 may be accessed and processed by one or more hardware and/or software modules within design process 910 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown in FIGS. 1-11 .
- design structure 920 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design.
- Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++.
- HDL hardware-description language
- Design process 910 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown in FIGS. 1-11 to generate a netlist 980 which may contain design structures such as design structure 920 .
- Netlist 980 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design.
- Netlist 980 may be synthesized using an iterative process in which netlist 980 is resynthesized one or more times depending on design specifications and parameters for the device.
- netlist 980 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array.
- the medium may be a non-volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means.
- Design process 910 may include hardware and software modules for processing a variety of input data structure types including netlist 980 .
- data structure types may reside, for example, within library elements 930 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 90 nm, etc.).
- the data structure types may further include design specifications 940 , characterization data 950 , verification data 960 , design rules 970 , and test data files 985 which may include input test patterns, output test results, and other testing information.
- Design process 910 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc.
- One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used in design process 910 without deviating from the scope and spirit of the invention.
- Design process 910 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc.
- Design process 910 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to process design structure 920 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate a second design structure 990 .
- logic and physical design tools such as HDL compilers and simulation model build tools
- Design structure 990 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g. information stored in a IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures). Similar to design structure 920 , design structure 990 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown in FIGS. 1-11 . In one embodiment, design structure 990 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown in FIGS. 1-11 .
- a compiled, executable HDL simulation model that functionally simulates the devices shown in FIGS. 1-11 .
- Design structure 990 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g. information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures).
- Design structure 990 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown in FIGS. 1-11 .
- Design structure 990 may then proceed to a stage 995 where, for example, design structure 990 : proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc.
- the method as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Abstract
Description
- The invention relates to semiconductor structures and, more particularly, to semiconductor devices with reduced substrate defects and methods of manufacture.
- Semiconductor manufacturing consists of a complex set of processes. These processes include three main building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask. These three main building blocks must be rigorously calibrated and monitored to minimize defects.
- The manufacture of semiconductor devices can vary depending on the devices or structures being manufactured. Some of these manufacturing processes have inherent issues, which can lead to defects in the underlying substrate. For example, the bonding or growth patterns of certain materials can lead to lattice mismatch issues, resulting in defects to the underlying substrate. More specifically, growing certain materials within confined spaces, e.g., trenches, can result in defects to the underlying substrate, due to a large lattice mismatch with respect to the underlying substrate, e.g., Si. Along with a large lattice mismatch is large threading dislocation densities, which adversely impact device yield. For example, using III-V materials or Ge film grown directly on Si, the threading dislocation density at the surface can be above 108/cm2, which will considerably negatively impact device yield.
- Accordingly, there exists a need in the art to overcome the deficiencies and limitations described hereinabove.
- In a first aspect of the invention, a method comprises forming a dielectric material on a substrate. The method further comprises forming a shallow trench structure and deep trench structure within the dielectric material. The method further comprises forming a material within the shallow trench structure and deep trench structure. The method further comprises forming active areas of the material separated by shallow trench isolation structures. The shallow trench isolation structures are formed by: removing the material from within the deep trench structure and portions of the shallow trench structure to form trenches; and depositing an insulator material within the trenches.
- In another aspect of the invention, a method comprises forming a shallow trench structure within a dielectric material. The method further comprises forming at least one deep trench structure within the dielectric material and aligned within the shallow trench structure. The method further comprises forming at least a first material within the shallow trench structure and the deep trench structure. The method further comprises forming active areas of the at least first material, comprising forming shallow trench isolation structures in the at least first material. At least one of the shallow trench isolation structures extend within the deep trench structure after removal of the at least first material.
- In yet another aspect of the invention, a structure comprises a shallow trench structure within a dielectric material. The structure further comprises at least one deep trench structure within the dielectric material and aligned within the shallow trench structure. The structure further comprises active areas of at least a first material within the shallow trench structure, separated by shallow trench isolation structures extending within the least one deep trench structure.
- In another aspect of the invention, a design structure tangibly embodied in a machine readable storage medium for designing, manufacturing, or testing an integrated circuit is provided. The design structure comprises the structures of the present invention. In further embodiments, a hardware description language (HDL) design structure encoded on a machine-readable data storage medium comprises elements that when processed in a computer-aided design system generates a machine-executable representation of the semiconductor structures, which comprises the structures of the present invention. In still further embodiments, a method in a computer-aided design system is provided for generating a functional design model of the semiconductor structures. The method comprises generating a functional representation of the structural elements of the semiconductor structures.
- The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.
-
FIGS. 1-5 show fabrication processes and respective structures in accordance with aspects of the present invention; -
FIGS. 6-11 show fabrication processes and respective structures in accordance with additional aspects of the present invention; and -
FIG. 12 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test. - The invention relates to semiconductor structures and, more particularly, to semiconductor devices and methods of manufacture. In more specific embodiments, the present invention is directed to the manufacture of NFET and PFET devices on a single substrate, while minimizing substrate defects. For example, in embodiments, the present invention utilizes germanium and III-V materials to improve NFET and PFET device performance while, advantageously, mitigating defects, including the formation of threading dislocation densities. In this way, device improvements and yields are considerably increased due to the processes of the present invention.
-
FIGS. 1-5 show fabrication processes and respective structures in accordance with aspects of the present invention. In particular, thestructure 5 ofFIG. 1 includes asubstrate 10. Thesubstrate 10 can be, for example, a Si wafer; although other semiconductor materials are contemplated by the present invention. In embodiments, thesubstrate 10 can be, for example, a P− Si wafer. Adielectric layer 12 can be deposited on thesubstrate 10, with a thickness of about 100 nm; although other dimensions are also contemplated by the present invention. Thedielectric layer 12 can be oxide material deposited using any conventionally known deposition method, such as, for example, chemical vapor deposition (CVD). - In embodiments, a
shallow trench 14 and adeep trench 16 are formed within thedielectric layer 12. Thedeep trench 16 is formed within the confines of theshallow trench 14, e.g., is aligned within theshallow trench 14. In embodiments, theshallow trench 14 and thedeep trench 16 can be formed using separate conventional lithography and etching processes. For example, a resist can be formed on thedielectric layer 12, which is patterned by exposure to energy (light). A reactive ion etching (RIE) is performed through the pattern to form theshallow trench 14 within thedielectric layer 12. The resist can then be stripped or removed using conventional stripping processes, such as oxygen ashing processes. In a separate lithography and etching process, thedeep trench 16 can then be formed, in a manner similar to that described with regard to theshallow trench 14. In embodiments, theshallow trench 14 can be about 50 nm in depth; whereas, in embodiments, thedeep trench 16 can be about 50 nm in depth and about 50 nm in width. It should be understood by those of ordinary skill in the art that other dimensions are also contemplated by the present invention, depending on the thickness of thedielectric layer 12. - In
FIG. 2 , alattice mismatch material 18 is formed within theshallow trench 14 and thedeep trench 16. For example, in embodiments, thelattice mismatch material 18 can be formed by an epitaxial lateral overgrowth (ELO) process within theshallow trench 14 and thedeep trench 16. Thelattice mismatch material 18 can be any material that has a different lattice constant than theunderlying substrate 10. For example, thelattice mismatch material 18 can be a III-V material, e.g., indium phosphide, indium gallium arsenide, gallium arsenide, etc. This may result in a defect within thedeep trench 16, which will subsequently be removed. It should be understood that germanium and III-V materials can be used to improve performance in high-performance digital logic transistors in VLSI applications. That is, by using, for example, germanium and III-V materials there is significant potential for enhanced performance of both p- and n-channel FETs. - In
FIG. 3 , thelattice mismatch material 18 undergoes a planarization process. For example, thelattice mismatch material 18 can be planarized using a chemical mechanical planarization (CMP) process to planarize thelattice mismatch material 18 to the surface of thedielectric layer 12. In this way, thelattice mismatch material 18 will be planar within the shallow trench 14 (as shown byreference numeral 18′). - In
FIG. 4 , shallow trench isolation (STI)structures 20 are formed within thelattice mismatch material 18, and extending into the deep trench 16 (which is below an active area). It should be understood by those of skill in the art that the STI structures can be slightly recessed. In embodiments, theSTI structures 20 can be formed using any insulator material, e.g., oxide. TheSTI structures 20 can be formed using conventional lithography and etching processes, e.g., RIE. - By way of example, a resist can be formed on the
surface 18′ of thelattice mismatch material 18, which is patterned by exposure to energy (light). A RIE is performed through the pattern to form trenches within thelattice mismatch material 18. In embodiments, the trenches are aligned with and formed within thedeep trenches 16. The RIE process will remove any defects within thedeep trench 16, e.g., by removing the material within thedeep trench 16. The resist can then be stripped or removed using conventional stripping processes, such as oxygen ashing processes. An oxide material can then be deposited within the trenches (including within the deep trenches 16) to form theSTI structures 20. In embodiments, any excess oxide material can be removed from thesurface 18′ of thelattice mismatch material 18 using, for example, CMP processes. In this way,active areas 18″ are formed between theSTI structures 20. - In
FIG. 5 ,structures 22 can be fabricated on theactive areas 18″. Thesestructures 22 can be, for example, NFETS and/or PFETS, fabricated using conventional deposition, lithography and etching steps, known to those of skill in the art. For example, the NFETS and/or PFETS can be fabricated by depositing a high-k dielectric material and metal or poly material on theactive areas 18″, e.g., using CVD or other deposition processes. The high-k dielectric material and metal or poly material can then be patterned using conventional lithography and etching processes as already described herein. Spacers and sidewalls can then be formed on the patterned materials, e.g., by deposition of nitride or oxide material. Source and drain regions can be formed using conventional implantation and/or doping processes, as is known to those of skill in the art. -
FIGS. 6-11 show fabrication processes and respective structures in accordance with additional aspects of the present invention. In particular, thestructure 5′ ofFIG. 6 includes asubstrate 10. Thesubstrate 10 can be, for example, a Si wafer; although other semiconductor materials are contemplated by the present invention, e.g., a P− Si wafer. Adielectric layer 12 can be deposited on thesubstrate 10, with thickness of about 100 nm; although other dimensions are also contemplated by the present invention. Thedielectric layer 12 can be oxide material deposited using any conventionally known deposition method, such as, for example, CVD. - In embodiments, a
shallow trench 14′ and adeep trench 16′ are formed within thedielectric layer 12. Thedeep trench 16′ is formed within the confines of theshallow trench 14, e.g., is aligned within theshallow trench 14′. In embodiments, theshallow trench 14′ and thedeep trench 16′ can be formed using conventional lithography and etching processes as already described herein. In this embodiment, thedeep trench 16′ can be formed asymmetrically, e.g., on a single side of the structure. For example, thedeep trench 16′ can be formed on either a PFET or NFET side of thestructure 5′. In embodiments, theshallow trench 14′ can be about 50 nm in depth; whereas, in embodiments, thedeep trench 16′ can be about 50 nm in depth and about 50 nm in width. It should be understood by those of ordinary skill in the art that other dimensions are also contemplated by the present invention, depending on the thickness of thedielectric layer 12. - In
FIG. 7 , a layer ofepitaxial material 24 is formed within thedeep trench 16′ and a portion of theshallow trench 14′. For example, in embodiments, the layer ofepitaxial material 24 can be grown within the portion of theshallow trench 14′ and thedeep trench 16′. That is, the layer ofepitaxial material 24 can be formed by an epitaxial lateral overgrowth (ELO) process within theshallow trench 14′ and thedeep trench 16′. The layer ofepitaxial material 24 can be a III-V material, e.g., indium phosphide, indium gallium arsenide, gallium arsenide, etc. Preferably, the III-V material is grown on an NFET side of the structure. - In
FIG. 8 , ahardmask material 26 is formed over the layer ofepitaxial material 24. Adeep trench 28 is then formed on the PFET side of the structure, using conventional lithography and etching processes. As should be understood by those of skill in the art, thehardmask material 26 will protect the underlying layer ofepitaxial material 24 during subsequent etching processes. - As shown in
FIG. 9 , amaterial 30 is formed within the remain portion of theshallow trench 14′ and the previously formeddeep trench 28. In embodiments, thematerial 30 is a different material than theepitaxial material 24, and is preferably amaterial 30 that has a different lattice mismatch material than theunderlying substrate 10. For a PFET device, for example, thematerial 30 is germanium, which is formed in a growth process. - In
FIG. 10 , a planarization process is performed on thehardmask material 26,epitaxial material 24 andmaterial 30. For example, thehardmask material 26,epitaxial material 24 andmaterial 30 can be planarized using a CMP process to planarize thehardmask material 26,epitaxial material 24 andmaterial 30 to the surface of thedielectric layer 12. In this way, thehardmask material 26,epitaxial material 24 andmaterial 30 will be planar within theshallow trench 14′. - In
FIG. 11 , shallow trench isolation (STI)structures 20 are formed within theepitaxial material 24 andmaterial 30, and extending into thedeep trench 16′ anddeep trench 28. In embodiments, theSTI structures 20 can be formed using any insulator material, e.g., oxide. TheSTI structures 20 can be formed using conventional lithography, etching, e.g., RIE, and deposition processes, as already discussed herein. In embodiments, any excess oxide material can be removed from the planarized surface of theepitaxial material 24 andmaterial 30 using, for example, CMP processes. In this way,active areas 24′ and 30′ are formed between theSTI structures 20. In embodiments, theactive area 24′ is an NFET active area and theactive area 30′ is a PFET active area. - Still referring to
FIG. 11 ,structures 22′ and 22″ can be fabricated on theactive areas 24′ and 30′, respectively. Thesestructures 22′ and 22″ can be, for example, NFETS and/or PFETS, respectively, fabricated using conventional deposition, lithography and etching steps, known to those of skill in the art. For example, the NFETS and/or PFETS can be fabricated by depositing a high-k dielectric material and metal or poly material on theactive areas 24′ and 30′. The high-k dielectric material and metal or poly material can then be patterned using conventional lithography and etching processes as already described herein. Spacers and sidewalls can then be formed on the patterned materials, e.g., by deposition of nitride or oxide material. Source and drain regions can be formed using conventional implantation and/or doping processes, as is known to those of skill in the art. -
FIG. 12 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test.FIG. 12 shows a block diagram of anexemplary design flow 900 used for example, in semiconductor IC logic design, simulation, test, layout, and manufacture.Design flow 900 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown inFIGS. 1-11 . The design structures processed and/or generated bydesign flow 900 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems. Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system. For example, machines may include: lithography machines, machines and/or equipment for generating masks (e.g. e-beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g. a machine for programming a programmable gate array). -
Design flow 900 may vary depending on the type of representation being designed. For example, adesign flow 900 for building an application specific IC (ASIC) may differ from adesign flow 900 for designing a standard component or from adesign flow 900 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc. -
FIG. 12 illustrates multiple such design structures including aninput design structure 920 that is preferably processed by adesign process 910.Design structure 920 may be a logical simulation design structure generated and processed bydesign process 910 to produce a logically equivalent functional representation of a hardware device.Design structure 920 may also or alternatively comprise data and/or program instructions that when processed bydesign process 910, generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features,design structure 920 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer. When encoded on a machine-readable data transmission, gate array, or storage medium,design structure 920 may be accessed and processed by one or more hardware and/or software modules withindesign process 910 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown inFIGS. 1-11 . As such,design structure 920 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design. Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++. -
Design process 910 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown inFIGS. 1-11 to generate anetlist 980 which may contain design structures such asdesign structure 920.Netlist 980 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design.Netlist 980 may be synthesized using an iterative process in which netlist 980 is resynthesized one or more times depending on design specifications and parameters for the device. As with other design structure types described herein,netlist 980 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array. The medium may be a non-volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means. -
Design process 910 may include hardware and software modules for processing a variety of input data structuretypes including netlist 980. Such data structure types may reside, for example, withinlibrary elements 930 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 90 nm, etc.). The data structure types may further includedesign specifications 940,characterization data 950,verification data 960,design rules 970, and test data files 985 which may include input test patterns, output test results, and other testing information.Design process 910 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc. One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used indesign process 910 without deviating from the scope and spirit of the invention.Design process 910 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc. -
Design process 910 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to processdesign structure 920 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate asecond design structure 990. -
Design structure 990 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g. information stored in a IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures). Similar to designstructure 920,design structure 990 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown inFIGS. 1-11 . In one embodiment,design structure 990 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown inFIGS. 1-11 . -
Design structure 990 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g. information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures).Design structure 990 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown inFIGS. 1-11 .Design structure 990 may then proceed to astage 995 where, for example, design structure 990: proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc. - The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/024,102 US8963280B1 (en) | 2013-08-16 | 2013-09-11 | Semiconductor devices and methods of manufacture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/969,017 US8916445B1 (en) | 2013-08-16 | 2013-08-16 | Semiconductor devices and methods of manufacture |
US14/024,102 US8963280B1 (en) | 2013-08-16 | 2013-09-11 | Semiconductor devices and methods of manufacture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/969,017 Continuation US8916445B1 (en) | 2013-08-16 | 2013-08-16 | Semiconductor devices and methods of manufacture |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150048476A1 true US20150048476A1 (en) | 2015-02-19 |
US8963280B1 US8963280B1 (en) | 2015-02-24 |
Family
ID=52101817
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/969,017 Active US8916445B1 (en) | 2013-08-16 | 2013-08-16 | Semiconductor devices and methods of manufacture |
US14/024,102 Expired - Fee Related US8963280B1 (en) | 2013-08-16 | 2013-09-11 | Semiconductor devices and methods of manufacture |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/969,017 Active US8916445B1 (en) | 2013-08-16 | 2013-08-16 | Semiconductor devices and methods of manufacture |
Country Status (1)
Country | Link |
---|---|
US (2) | US8916445B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102370218B1 (en) * | 2015-06-26 | 2022-03-04 | 인텔 코포레이션 | Well-based integration of heteroepitaxial n-type and p-type transistors |
US10249492B2 (en) | 2016-05-27 | 2019-04-02 | International Business Machines Corporation | Fabrication of compound semiconductor structures |
US9735010B1 (en) | 2016-05-27 | 2017-08-15 | International Business Machines Corporation | Fabrication of semiconductor fin structures |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7125785B2 (en) * | 2004-06-14 | 2006-10-24 | International Business Machines Corporation | Mixed orientation and mixed material semiconductor-on-insulator wafer |
US20060113596A1 (en) * | 2004-12-01 | 2006-06-01 | Samsung Electronics Co., Ltd. | Single crystal substrate and method of fabricating the same |
US7799592B2 (en) | 2006-09-27 | 2010-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tri-gate field-effect transistors formed by aspect ratio trapping |
US8304805B2 (en) | 2009-01-09 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor diodes fabricated by aspect ratio trapping with coalesced films |
US8329541B2 (en) | 2007-06-15 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | InP-based transistor fabrication |
WO2009015337A1 (en) * | 2007-07-26 | 2009-01-29 | S.O.I.Tec Silicon On Insulator Technologies | Methods for producing improved epitaxial materials |
US8274097B2 (en) | 2008-07-01 | 2012-09-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reduction of edge effects from aspect ratio trapping |
JP5416212B2 (en) | 2008-09-19 | 2014-02-12 | 台湾積體電路製造股▲ふん▼有限公司 | Device formation by epitaxial layer growth |
US8253211B2 (en) | 2008-09-24 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor sensor structures with reduced dislocation defect densities |
US9105660B2 (en) | 2011-08-17 | 2015-08-11 | United Microelectronics Corp. | Fin-FET and method of forming the same |
US8624326B2 (en) | 2011-10-20 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device and method of manufacturing same |
-
2013
- 2013-08-16 US US13/969,017 patent/US8916445B1/en active Active
- 2013-09-11 US US14/024,102 patent/US8963280B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US8916445B1 (en) | 2014-12-23 |
US8963280B1 (en) | 2015-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8704310B2 (en) | Trench isolation structure | |
US8932949B2 (en) | FinFET structure and method to adjust threshold voltage in a FinFET structure | |
US20140264601A1 (en) | Strained silicon nfet and silicon germanium pfet on same wafer | |
US10580686B2 (en) | Semiconductor structure with integrated passive structures | |
US10615278B2 (en) | Preventing strained fin relaxation | |
US20140264496A1 (en) | Stress enhanced finfet devices | |
US8536018B1 (en) | Maskless inter-well deep trench isolation structure and methods of manufacture | |
US9171844B2 (en) | Gate structures and methods of manufacture | |
US9276115B2 (en) | Semiconductor devices and methods of manufacture | |
US8963280B1 (en) | Semiconductor devices and methods of manufacture | |
US9406665B2 (en) | Integrated passive devices for finFET technologies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEOBANDUNG, EFFENDI;REEL/FRAME:031191/0724 Effective date: 20130813 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190224 |