US20140284740A1 - Memory circuit and method of forming the same using reduced mask steps - Google Patents
Memory circuit and method of forming the same using reduced mask steps Download PDFInfo
- Publication number
- US20140284740A1 US20140284740A1 US14/264,918 US201414264918A US2014284740A1 US 20140284740 A1 US20140284740 A1 US 20140284740A1 US 201414264918 A US201414264918 A US 201414264918A US 2014284740 A1 US2014284740 A1 US 2014284740A1
- Authority
- US
- United States
- Prior art keywords
- layer
- metallization layer
- bit cell
- stack
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H01L43/02—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- H01L27/222—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
Definitions
- Embodiments of the invention relate to a memory circuit using magnetic storage elements and particularly relate to magnetic random access memory (MRAM) circuits.
- MRAM magnetic random access memory
- Magnetic (or magneto-resistive) random access memory (MRAM) circuits have several desirable characteristics such as high speed, high density (i.e., small bit cell size), low power consumption, and no degradation over time, particularly over the dynamic random access memory (DRAM) circuit.
- MRAM circuits are integrated typically with a complementary metal-oxide semiconductor (CMOS) technology.
- CMOS complementary metal-oxide semiconductor
- FIG. 1A illustrates a section of an exemplary layout for an MRAM circuit 100 A, that includes a set of first conducting lines 118 to form word lines and a set of second conducting lines 102 to form bit lines.
- the set of second conducting lines 102 overlies the set of first conducting lines 118 to define crossover zones 103 .
- Addressable magnetic storage element stacks 122 are disposed within the crossover zones 103 .
- Current drivers 101 are provided for energizing the first conducting lines 118 and the second conducting lines 102 .
- Each of the magnetic storage element stacks 122 correspond to a bit cell in the MRAM circuit 100 A, and is isolated from other magnetic storage element stacks 122 .
- the two layers 110 , 106 are separated by a non-magnetic barrier layer that is referred to as ‘a tunnel oxide layer’ 108 .
- All the three layers along with an extended bottom electrode 112 are arranged to form a magnetic tunnel junction (MTJ) stack 122 .
- the free layer 106 is connected to an upper metallization layer through an upper interface via hole 104 .
- the bottom electrode 112 is connected to a lower metallization layer, through a lower interface via hole 116 .
- the upper metallization layer is patterned to include the bit lines corresponding to each MTJ stack 122 .
- the lower metallization layer is patterned to include a write word line 118 c and a read word line 118 b, for reading and writing operations from and into each MTJ stack 122 .
- the write word line 118 c for the writing operation in a bit cell has no contact with the bottom electrode 112 , and when energized, induces a magnetic field at a junction of the MTJ stack 122 .
- the upper and lower metallization layers are shown to be an M3 layer and an M2 layer respectively,
- four masking and etching steps are likely to be required, such as: a) lower interface via mask and etch for defining the lower interface via hole 116 , in order to connect the individual bottom electrodes 112 to the lower metallization layer, b) bottom electrode mask and etch for defining the individual bottom electrodes 112 , c) magnetic stack etch mask and etch for defining the individual MTJ stacks 122 up to the bottom electrode 112 , and d) upper interface via mask and etch for defining the upper interface via hole 104 , in order to connect the free layers 106 to the upper metallization layer.
- the fully isolated individual magnetic storage element stacks 122 are encapsulated by dielectric regions 120 . Smaller the area of the MTJ stack 122 , better is the efficiency of the writing operation.
- the bottom electrode 112 extends beyond the area of the free layer 106 , the tunnel oxide layer 108 and the fixed layer 110 , and accommodates the corresponding write word line 118 c and the corresponding read lines 118 a,b.
- a first aspect of the invention provides a memory circuit.
- a lower metallization layer defines first conducting lines.
- a continuous magnetic storage element stack is over the lower metallization layer and a bottom electrode of the stack is in direct contact with the first conducting lines.
- An upper metallization layer is over the continuous magnetic storage element stack.
- the upper metallization layer defines second conducting lines, which are in direct contact with the continuous magnetic storage element stack. Localized areas of the continuous magnetic storage element stack define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- the lower metallization layer has an M2 layer and the upper metallization layer has an M3 layer.
- the first conducting lines have a plurality of word lines and the second conducting lines have a plurality of bit lines.
- FIG. 1A illustrates a section of an exemplary layout for an MRAM circuit.
- a set of second conducting lines overlies a set of first conducting lines to define crossover zones.
- Addressable magnetic storage element stacks are disposed within the crossover zones. Each of the magnetic storage element stacks correspond to a bit cell in the MRAM circuit.
- FIG. 3 illustrates a view similar to that of FIG. 1B and according to an embodiment of the invention.
- the magnetic storage element stack is patterned through a single mask, to define partially isolated individual stacks for the two bit cells A and B.
- FIG. 2 illustrates a section of an MRAM circuit 200 , according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B.
- the magnetic storage element stack 222 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing.
- a lower metallization layer defines the first conducting lines 218 a and 218 b.
- the continuous magnetic storage element stack 222 overlies the lower metallization layer, such that the bottom electrodes 212 of the stack 222 are in direct contact with the first conducting lines 218 a.
- the term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by a lower interface layer 216 .
- An upper metallization layer overlies the continuous magnetic storage element stack 222 , the upper metallization layer defining second conducting lines 202 , which are in direct contact with said continuous magnetic storage element stack 222 .
- Localized areas of said continuous magnetic storage element stack 222 define discrete magnetic bits 214 , each energizable through a selected pair from the first conducting lines 218 a, 218 b, 218 c and the second conducting lines 202 , A connection between the lower metallization layer and a corresponding access transistor 224 for the reading operation from either bit cell, is also shown.
- a method of forming the memory circuit 200 includes the steps of patterning the lower metallization layer to define the first conducting lines 218 a, 218 b, followed by forming the continuous magnetic storage element stack 222 over said patterned lower metallization layer, such that the bottom electrodes 212 are in direct contact with the first conducting lines 218 a. This is followed by forming the upper metallization layer over the continuous magnetic storage element stack 222 and then by patterning the upper metallization layer to define second conducting lines 202 , which are in direct contact with said continuous magnetic storage element stack 222 . With this embodiment, all the four masking and etching steps a) to d) as described in the foregoing ‘Background’ section, can be avoided.
- FIG. 3 illustrates a section of an MRAM circuit 300 , according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B.
- the magnetic storage element stack 322 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing.
- a lower metallization layer defines the first conducting lines 318 a, 318 b, 318 c.
- a magnetic tunnel junction (MTJ) stack 322 is over the patterned lower metallization layer and the bottom electrodes 312 of the stack 322 are in direct contact with the first conducting lines 318 a.
- the term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by a lower interface layer 316 .
- the stack 322 has a top free layer 306 , a middle tunnel oxide layer 308 and a bottom fixed layer 310 over the bottom electrode 312 .
- the stack 322 is patterned through a single mask, by etching the top free layer 306 until the tunnel oxide layer 308 , to define partially isolated individual stacks 322 .
- An upper metallization layer is over the partially isolated individual stacks 322 and defines second conducting lines 302 , which are in direct contact with said partially isolated individual stacks.
- the partially isolated individual stacks 322 are encapsulated by dielectric regions 320 .
- the partially isolated individual stacks 322 are encapsulated by dielectric regions 320 before forming the upper metallization layer or after patterning the upper metallization layer.
- FIG. 4 illustrates a section of an MRAM circuit 400 , according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B.
- the magnetic storage element stack 422 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing.
- the memory circuit 400 includes a lower metallization layer defining first conducting lines 418 a, 418 b.
- a magnetic tunnel junction (MTJ) stack 422 is over the patterned lower metallization layer and the bottom electrodes 412 of the stack 422 are in direct contact with the first conducting lines 418 a.
- the term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by a lower interface layer 416 .
- the stack 422 has a top free layer 406 , a middle tunnel oxide layer 408 and a bottom fixed layer 410 overlying the bottom electrode 412 .
- the stack 422 is patterned through a single mask, by etching, to define fully isolated individual stacks 422 .
- An upper metallization layer is over the fully isolated individual stacks 422 defining second conducting lines 402 , which are in direct contact with said fully isolated individual stacks 422 .
- the fully isolated individual stacks 422 are encapsulating by dielectric regions 420 .
- the fully isolated individual stacks 422 define discrete magnetic bits 414 , each energizable through a selected pair from the first conducting lines 418 a, 418 b and the second conducting lines 402 .
- a method for forming the memory circuit 400 includes the steps of patterning the lower metallization layer to define the first conducting lines 418 , followed by forming the continuous magnetic storage element stack 422 over the patterned lower metallization layer such that the bottom electrodes 412 of the stack 422 are in direct contact with the first conducting lines 418 a. This is followed by patterning the stack 422 through a single mask, by etching the stack 422 , to define fully isolated individual stacks 422 .
- the fully isolated individual stacks 422 are encapsulated by dielectric regions 420 before forming the upper metallization layer or after patterning the upper metallization layer.
- the respective magnetic storage element stack 222 , 322 , 422 has magnetic tunnel junction (MTJ) stack, while the lower metallization layer has an M2 layer and the upper metallization layer has an M3 layer.
- MTJ magnetic tunnel junction
- any other set of consecutive layers in a backend process may equally be used, depending on the number of metal layers stacked in the back-end process, the convenience of processing and the attainable performance for the respective memory circuit 200 , 300 , 400 .
- the first conducting lines 218 ( a,b ), 318 ( a,b ), 418 ( a,b ) include a plurality of word lines and the second conducting lines 202 , 302 , 402 include a plurality of bit lines. Only two bit cells A and B are shown, however, the scope of the embodiments of the invention does not limit the numbers of the bit cells. The scope of the embodiments of the invention is also not limited to any particular technology in terms of processing sequence, materials, physical dimensions and the like.
- the embodiments as described in FIGS. 2-4 may however suffer from drawbacks in performance of the memory circuits 200 , 300 , 400 .
- the continuous magnetic storage element stack 222 remains susceptible to interference effects between adjacent magnetic bits 214 .
- the partially isolated individual stacks 322 also remains susceptible to interference effects between adjacent magnetic bits 314 .
- the partially isolated individual stacks 322 have the free layers 306 for the magnetic bits 314 isolated from each other by the dielectric region 320 , hence the interference effect is likely to be lesser as compared to the case when the continuous magnetic storage element stack 222 is used.
- the fully isolated individual stacks 422 have all the four layers (free layer 406 , tunnel oxide layer 408 , fixed layer 410 and bottom electrode 412 ) for the magnetic bits 414 isolated from each other by the dielectric region 420 , hence the interference effect is likely to be least as compared to the case when the continuous magnetic storage element stack 222 or the partially isolated individual stacks 322 is used.
- the write operation uses a write word line 118 c for inducing a magnetic field at the junction.
- the bottom electrodes 212 , 312 , 412 directly make contact with the lower metallization layer, the inducing action as achievable by the write word line 118 c is not possible.
- the embodiments of the present invention can be used for read operations only, unless alternate arrangements are made for writing operation.
- the aspects and embodiments of the present invention embodiments may however be useful for applications where maintaining low cost for the memory circuits 200 , 300 , 400 is of higher priority than the quality of performance.
- One such application may be for memory circuits 200 , 300 , 400 which are of disposable types, which are designed for short term usages and are of lower complexity.
- the interference effects may be reduced by increasing the distance between the magnetic bits 214 , 314 , 414 in the layout design for the memory circuits 200 , 300 , 400 which would however be at the cost of increased area.
- the aspects and embodiments of the present invention embodiments may be useful for applications where only reading operation is required, and not writing operation.
- CMOS complementary metal-oxide-semiconductor
- BiCMOS bipolar-junction-transistor and CMOS
- SOI silicon-on-insulator
Abstract
Disclosed is a memory circuit and method of forming the same. The memory circuit comprises a lower metallization layer defining first conducting lines. A continuous magnetic storage element stack is atop the lower metallization layer wherein a bottom electrode of the stack is in direct contact with the first conducting lines. An upper metallization layer is atop the continuous magnetic storage element stack, the upper metallization layer defining second conducting lines, which are in direct contact with said continuous magnetic storage element stack. Localized areas of the continuous magnetic storage element stack define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines. In a second aspect and a third aspect, the continuous magnetic storage element stack is respectively partially and fully etched through a single mask, to define the discrete magnetic bits.
Description
- Embodiments of the invention relate to a memory circuit using magnetic storage elements and particularly relate to magnetic random access memory (MRAM) circuits.
- Magnetic (or magneto-resistive) random access memory (MRAM) circuits have several desirable characteristics such as high speed, high density (i.e., small bit cell size), low power consumption, and no degradation over time, particularly over the dynamic random access memory (DRAM) circuit. MRAM circuits are integrated typically with a complementary metal-oxide semiconductor (CMOS) technology.
-
FIG. 1A illustrates a section of an exemplary layout for anMRAM circuit 100A, that includes a set of first conductinglines 118 to form word lines and a set of second conductinglines 102 to form bit lines. The set of second conductinglines 102 overlies the set of first conductinglines 118 to definecrossover zones 103. Addressable magneticstorage element stacks 122 are disposed within thecrossover zones 103.Current drivers 101 are provided for energizing the first conductinglines 118 and the second conductinglines 102. Each of the magnetic storage element stacks 122 correspond to a bit cell in theMRAM circuit 100A, and is isolated from other magnetic storage element stacks 122. -
FIG. 16 illustrates a cross sectional view of two adjacent magnetic storage element stacks 122 between the first conductingline 118 and the second conductingline 102, in the region marked ‘X’ inFIG. 1A , InFIG. 16 , anaccess transistor 124 is also shown schematically, corresponding to each of the two magneticstorage element stacks 122, to represent two bit cells A and B. The magneticstorage element stacks 122 are designed to be integrated into a back-end metallization structure following a front-end CMOS processing. In a bit cell, the magneticstorage element stack 122 includes a structure having two ferromagnetic layers which are referred to as a ‘fixed layer’ 110 and a ‘free layer’ 106. The twolayers bottom electrode 112 are arranged to form a magnetic tunnel junction (MTJ)stack 122. Thefree layer 106 is connected to an upper metallization layer through an upper interface viahole 104. Thebottom electrode 112 is connected to a lower metallization layer, through a lower interface viahole 116. The upper metallization layer is patterned to include the bit lines corresponding to eachMTJ stack 122. The lower metallization layer is patterned to include awrite word line 118 c and aread word line 118 b, for reading and writing operations from and into eachMTJ stack 122. Aconnection 118 a between the lower metallization layer and acorresponding access transistor 124 for the reading operation in a bit cell, is also shown. Thewrite word line 118 c for the writing operation in a bit cell has no contact with thebottom electrode 112, and when energized, induces a magnetic field at a junction of theMTJ stack 122. The upper and lower metallization layers are shown to be an M3 layer and an M2 layer respectively, For fabricating this structure with theMTJ stack 122, after patterning the M2 layer and before forming the M3 layer, four masking and etching steps are likely to be required, such as: a) lower interface via mask and etch for defining the lower interface viahole 116, in order to connect theindividual bottom electrodes 112 to the lower metallization layer, b) bottom electrode mask and etch for defining theindividual bottom electrodes 112, c) magnetic stack etch mask and etch for defining the individual MTJ stacks 122 up to thebottom electrode 112, and d) upper interface via mask and etch for defining the upper interface viahole 104, in order to connect thefree layers 106 to the upper metallization layer. The fully isolated individual magneticstorage element stacks 122 are encapsulated bydielectric regions 120. Smaller the area of theMTJ stack 122, better is the efficiency of the writing operation. For each of the bit cells A and B, thebottom electrode 112 extends beyond the area of thefree layer 106, thetunnel oxide layer 108 and thefixed layer 110, and accommodates the correspondingwrite word line 118 c and thecorresponding read lines 118 a,b. - A first aspect of the invention provides a memory circuit. A lower metallization layer defines first conducting lines. A continuous magnetic storage element stack is over the lower metallization layer and a bottom electrode of the stack is in direct contact with the first conducting lines. An upper metallization layer is over the continuous magnetic storage element stack. The upper metallization layer defines second conducting lines, which are in direct contact with the continuous magnetic storage element stack. Localized areas of the continuous magnetic storage element stack define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- A second aspect of the invention provides a memory circuit. A lower metallization layer defines first conducting lines. A magnetic tunnel junction (MTJ) stack is over the patterned lower metallization layer and a bottom electrode of the stack is in direct contact with the first conducting lines. The stack has a top free layer, a middle tunnel oxide layer and a bottom fixed layer overlying the bottom electrode. The stack is patterned through a single mask, by etching the top free layer until the tunnel oxide layer, to define partially isolated individual stacks. An upper metallization layer is over the partially isolated individual stacks and defines second conducting lines, which are in direct contact with the partially isolated individual stacks. The partially isolated individual stacks are encapsulated by dielectric regions and define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- A third aspect of the invention provides a memory circuit. A lower metallization layer defines first conducting lines. A magnetic tunnel junction (MTJ) stack is over the patterned lower metallization layer and a bottom electrode of the stack is in direct contact with the first conducting lines. The stack has a top free layer, a middle tunnel oxide layer and a bottom fixed layer overlying the bottom electrode. The stack is patterned by etching through a single mask, to define fully isolated individual stacks. An upper metallization layer is over the fully isolated individual stacks to define second conducting lines, which are in direct contact with said fully isolated individual stacks. The fully isolated individual stacks are encapsulating by dielectric regions and define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- A fourth aspect of the invention provides a method for forming a memory circuit. The method includes the steps of patterning a lower metallization layer to define first conducting lines, followed by forming a continuous magnetic storage element stack over the patterned lower metallization layer, such that a bottom electrode of the stack is in direct contact with the first conducting lines. This is followed by forming an upper metallization layer over the continuous magnetic storage element stack and then by patterning the upper metallization layer to define second conducting lines, which are in direct contact with said continuous magnetic storage element stack. Localized areas of the continuous magnetic storage element stack define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- According to an embodiment of each of the first and the fourth aspects of the invention, the magnetic storage element stack has a magnetic tunnel junction (MTJ) stack.
- A fifth aspect of the invention provides a method for forming a memory circuit. The method includes the steps of patterning a lower metallization layer to define first conducting lines, followed by forming a continuous magnetic storage element stack over said patterned lower metallization layer such that a bottom electrode of the stack is in direct contact with the first conducting lines. The stack has a top free layer, a middle tunnel oxide layer and a bottom fixed layer overlying the bottom electrode. This is followed by patterning the stack through a single mask, by etching the top free layer until the tunnel oxide layer, to define partially isolated individual stacks. This is followed by forming an upper metallization layer over the partially isolated individual stacks and then patterning the upper metallization layer to define second conducting lines, which are in direct contact with the partially isolated individual stacks. The partially isolated individual stacks are encapsulated by dielectric regions. The partially isolated individual stacks define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- A sixth aspect of the invention provides a method for forming a memory circuit. The method includes the steps of patterning a lower metallization layer to define first conducting lines, followed by forming a continuous magnetic storage element stack over the patterned lower metallization layer such that a bottom electrode of the stack is in direct contact with the first conducting lines. The stack has a top free layer, a middle tunnel oxide layer and a bottom fixed layer overlying the bottom electrode. This is followed by patterning the stack through a single mask, by etching to define fully isolated individual stacks, then forming an upper metallization layer over the fully isolated individual stacks, and then patterning the upper metallization layer to define second conducting lines, which are in direct contact with the fully isolated individual stacks. The fully isolated individual stacks are encapsulated by dielectric regions. The fully isolated individual stacks define discrete magnetic bits, each energizable through a selected pair of the first and second conducting lines.
- According to an embodiment for each of the first to the sixth aspects of the invention, the lower metallization layer has an M2 layer and the upper metallization layer has an M3 layer.
- According to another embodiment for each of the first to the sixth aspects of the invention, the first conducting lines have a plurality of word lines and the second conducting lines have a plurality of bit lines.
- According to the first and fourth aspects of the invention, the four masking and etching steps as described in the foregoing ‘Background’ section can be avoided. Similarly, according to the second and fifth aspects of the invention, etching the top free layer until the tunnel oxide layer is achieved through only a single mask and a partial etch. According to the third and sixth aspects of the invention, full etching of the stack is achieved through only a single mask. All these aspects of the invention and their embodiments enable significant savings in the processing time and cost. Reduced number of processing steps also enhance yield.
-
FIG. 1A illustrates a section of an exemplary layout for an MRAM circuit. A set of second conducting lines overlies a set of first conducting lines to define crossover zones. Addressable magnetic storage element stacks are disposed within the crossover zones. Each of the magnetic storage element stacks correspond to a bit cell in the MRAM circuit. -
FIG. 1B illustrates a cross sectional view of two adjacent magnetic storage element stacks in the region marked ‘X’ inFIG. 1A . Each stack has a corresponding access transistoras shown schematically, to represent two bit cells A and B. The two magnetic storage element stacks are isolated from each other. -
FIG. 2 illustrates a view similar to that ofFIG. 1B and according to an embodiment of the invention. In this embodiment, the magnetic storage element stack is continuous between the bit cells A and B, requiring use of reduced masking and etching steps. -
FIG. 3 illustrates a view similar to that ofFIG. 1B and according to an embodiment of the invention. In this embodiment, the magnetic storage element stack is patterned through a single mask, to define partially isolated individual stacks for the two bit cells A and B. -
FIG. 4 illustrates a view similar to that ofFIG. 1B and according to an embodiment of the invention. In this embodiment, the magnetic storage element stack is patterned through a single mask, to define fully isolated individual stacks for the two bit cells A and B. - In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the invention. It will be apparent, however, to one skilled in the art that the invention can be practiced without these specific details.
- Reference in this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Moreover, various features are described which may be exhibited by some embodiments and not by others. Similarly, various requirements are described which may be requirements for some embodiments but not other embodiments.
-
FIG. 2 illustrates a section of anMRAM circuit 200, according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B. The magneticstorage element stack 222 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing. A lower metallization layer defines thefirst conducting lines 218 a and 218 b. The continuous magneticstorage element stack 222 overlies the lower metallization layer, such that thebottom electrodes 212 of thestack 222 are in direct contact with thefirst conducting lines 218 a. The term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by alower interface layer 216. An upper metallization layer overlies the continuous magneticstorage element stack 222, the upper metallization layer defining second conductinglines 202, which are in direct contact with said continuous magneticstorage element stack 222. The term ‘direct contact’ here again indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by anupper interface layer 204. Localized areas of said continuous magneticstorage element stack 222 define discretemagnetic bits 214, each energizable through a selected pair from thefirst conducting lines 218 a, 218 b, 218 c and thesecond conducting lines 202, A connection between the lower metallization layer and acorresponding access transistor 224 for the reading operation from either bit cell, is also shown. A method of forming thememory circuit 200 includes the steps of patterning the lower metallization layer to define thefirst conducting lines 218 a, 218 b, followed by forming the continuous magneticstorage element stack 222 over said patterned lower metallization layer, such that thebottom electrodes 212 are in direct contact with thefirst conducting lines 218 a. This is followed by forming the upper metallization layer over the continuous magneticstorage element stack 222 and then by patterning the upper metallization layer to definesecond conducting lines 202, which are in direct contact with said continuous magneticstorage element stack 222. With this embodiment, all the four masking and etching steps a) to d) as described in the foregoing ‘Background’ section, can be avoided. -
FIG. 3 illustrates a section of anMRAM circuit 300, according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B. The magneticstorage element stack 322 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing. A lower metallization layer defines thefirst conducting lines stack 322 is over the patterned lower metallization layer and thebottom electrodes 312 of thestack 322 are in direct contact with thefirst conducting lines 318 a. The term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by alower interface layer 316. Thestack 322 has a topfree layer 306, a middletunnel oxide layer 308 and a bottom fixedlayer 310 over thebottom electrode 312. Thestack 322 is patterned through a single mask, by etching the topfree layer 306 until thetunnel oxide layer 308, to define partially isolatedindividual stacks 322. An upper metallization layer is over the partially isolatedindividual stacks 322 and defines second conductinglines 302, which are in direct contact with said partially isolated individual stacks. The term ‘direct contact’ here again indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by anupper interface layer 304. The partially isolatedindividual stacks 322 are encapsulated bydielectric regions 320. The partially isolatedindividual stacks 322 define discretemagnetic bits 314, each energizable through a selected pair from thefirst conducting lines corresponding access transistor 324 for the reading operation from either bit cell, is also shown. A method for forming thememory circuit 300 includes the steps of patterning the lower metallization layer to define thefirst conducting lines storage element stack 322 over the patterned lower metallization layer, such that thebottom electrodes 312 of thestack 322 are in direct contact with thefirst conducting lines 318 a. This is followed by patterning thestack 322 by etching the topfree layer 306 until thetunnel oxide layer 308 through a single mask, to define partially isolatedindividual stacks 322. This is followed by forming the upper metallization layer over the partially isolatedindividual stacks 322 and then patterning the upper metallization layer to definesecond conducting lines 302, which are in direct contact with said partially isolatedindividual stacks 322. The partially isolatedindividual stacks 322 are encapsulated bydielectric regions 320 before forming the upper metallization layer or after patterning the upper metallization layer. With this embodiment, the three masking and etching steps as described at a), b) and d) in the foregoing ‘Background’ section can be avoided. The masking and etching step at c) undergoes a partial etch in this aspect of the invention. -
FIG. 4 illustrates a section of anMRAM circuit 400, according to an embodiment of the invention, showing the arrangement for the two adjacent bit cells A and B. The magneticstorage element stack 422 is designed to be integrated into a back-end metallization structure following a front-end CMOS processing. Thememory circuit 400 includes a lower metallization layer defining first conductinglines stack 422 is over the patterned lower metallization layer and thebottom electrodes 412 of thestack 422 are in direct contact with thefirst conducting lines 418 a. The term ‘direct contact’ here indicates that there is no via hole for making the contact and that there may be one or more intermediate conducting layers, as shown by alower interface layer 416. Thestack 422 has a topfree layer 406, a middletunnel oxide layer 408 and a bottom fixedlayer 410 overlying thebottom electrode 412. Thestack 422 is patterned through a single mask, by etching, to define fully isolatedindividual stacks 422. An upper metallization layer is over the fully isolatedindividual stacks 422 definingsecond conducting lines 402, which are in direct contact with said fully isolatedindividual stacks 422. The fully isolatedindividual stacks 422 are encapsulating bydielectric regions 420. The fully isolatedindividual stacks 422 define discretemagnetic bits 414, each energizable through a selected pair from thefirst conducting lines corresponding access transistor 424 for the reading operation from either bit cell, is also shown. A method for forming thememory circuit 400 includes the steps of patterning the lower metallization layer to define the first conducting lines 418, followed by forming the continuous magneticstorage element stack 422 over the patterned lower metallization layer such that thebottom electrodes 412 of thestack 422 are in direct contact with thefirst conducting lines 418 a. This is followed by patterning thestack 422 through a single mask, by etching thestack 422, to define fully isolatedindividual stacks 422. This is followed by forming the upper metallization layer over the fully isolatedindividual stacks 422 and then patterning the upper metallization layer to definesecond conducting lines 402, which are in direct contact with said fully isolatedindividual stacks 422. The fully isolatedindividual stacks 422 are encapsulated bydielectric regions 420 before forming the upper metallization layer or after patterning the upper metallization layer. - According to the embodiments shown in
FIGS. 2-4 , the respective magneticstorage element stack respective memory circuit second conducting lines - The embodiments as described in
FIGS. 2-4 may however suffer from drawbacks in performance of thememory circuits storage element stack 222 remains susceptible to interference effects between adjacentmagnetic bits 214. The partially isolatedindividual stacks 322 also remains susceptible to interference effects between adjacentmagnetic bits 314. The partially isolatedindividual stacks 322 have thefree layers 306 for themagnetic bits 314 isolated from each other by thedielectric region 320, hence the interference effect is likely to be lesser as compared to the case when the continuous magneticstorage element stack 222 is used. The fully isolatedindividual stacks 422 have all the four layers (free layer 406,tunnel oxide layer 408, fixedlayer 410 and bottom electrode 412) for themagnetic bits 414 isolated from each other by thedielectric region 420, hence the interference effect is likely to be least as compared to the case when the continuous magneticstorage element stack 222 or the partially isolatedindividual stacks 322 is used. As illustrated inFIG. 16 , the write operation uses awrite word line 118 c for inducing a magnetic field at the junction. However, in the embodiments of the invention illustrated inFIGS. 2-4 , since thebottom electrodes write word line 118 c is not possible. Hence, the embodiments of the present invention can be used for read operations only, unless alternate arrangements are made for writing operation. - In consideration with the aforesaid limitations, the aspects and embodiments of the present invention embodiments may however be useful for applications where maintaining low cost for the
memory circuits memory circuits magnetic bits memory circuits - All the aspects of the invention provides a memory circuit, that is compatible with any semiconductor technology such as complementary metal-oxide-semiconductor (CMOS), bipolar-junction-transistor and CMOS (BiCMOS), silicon-on-insulator (SOI) and the like. The embodiments of the invention are equally applicable when any other type of magnetic
storage element stack - Although the present invention has been described with reference to specific exemplary embodiments, it will be evident that the various modification. and changes can be made to these embodiments without departing from the broader spirit of the invention. Accordingly, the specification and drawings are to be regarded in an illustrative sense rather than in a restrictive sense.
Claims (23)
1. (canceled)
2. (Canceled)
3. (canceled)
4. A circuit including a first bit cell and a second bit cell, wherein the circuit comprises:
a magnetic tunnel junction (“MTJ”) stack, wherein the MTJ stack includes:
a bottom electrode;
a fixed layer above the bottom electrode;
a free layer above the fixed layer; and
a tunnel layer between the fixed layer and the free layer,
wherein:
the free layer is divided by a dielectric region into a first part in the first bit cell and a second part in the second bit cell; and
the fixed layer extends continuously between the first bit cell and the second bit cell.
5. The circuit of claim 4 , further comprising a first metallization layer including a first plurality of conducting lines, wherein the first metallization layer is below the bottom electrode of the MTJ stack.
6. The circuit of claim 5 , further comprising a first interface layer between the first metallization layer and the bottom electrode of the MTJ stack.
7. The circuit of claim 4 , further comprising a second metallization layer including a second plurality of conducting lines, wherein the second metallization layer is above the free layer of the MTJ stack.
8. The circuit of claim 7 , further comprising a second interface layer between the second metallization layer and the free layer of the MTJ stack.
9. The circuit of claim 8 , wherein the second interface layer is divided by the dielectric region into a first part in the first bit cell and a second part in the second bit cell.
10. The circuit of claim 4 , further comprising:
a first metallization layer including a first plurality of conducting lines, wherein the first metallization layer is below the bottom electrode of the MTJ stack; and
a second metallization layer including a second plurality of conducting lines, wherein the second metallization layer is above the free layer of the MTJ stack.
11. The circuit of claim 10 , further comprising:
a first interface layer between the first metallization layer and the bottom electrode of the MTJ stack; and
a second interface layer between the second metallization layer and the free layer of the MTJ stack.
12. The circuit of claim 11 , wherein the second interface layer is divided by the dielectric region into a first part in the first bit cell and a second part in the second bit cell.
13. The circuit of claim 10 , wherein the first metallization layer comprises an M2 layer and the second metallization layer comprises an M3 layer.
14. The circuit of claim 10 wherein:
the first plurality of conducting lines comprises a first word line and a second word line; and
the second plurality of conducting lines comprises a first bit line and a second bit line.
15. The circuit of claim 14 , wherein:
the first bit cell is energizable through the first word line and the first bit line; and
the second bit cell is energizable through the second word line and the second bit line.
16. The circuit of claim 4 , wherein the tunnel layer of the MTJ stack extends continuously between the first bit cell and the second bit cell.
17. The circuit of claim 4 , wherein the tunnel layer of the MTJ stack comprises a tunnel oxide layer.
18. The circuit of claim 4 , wherein the bottom electrode extends continuously between the first bit cell and the second bit cell.
19. A circuit including a first bit cell and a second bit cell, wherein the circuit comprises:
a magnetic tunnel junction (“MTJ”) stack, wherein the MTJ stack comprises:
a bottom electrode;
a fixed layer above the bottom electrode;
a free layer above the fixed layer; and
a tunnel layer between the fixed layer and the free layer;
wherein the free layer is divided by a dielectric region into a first part in the first bit cell and a second part in the second bit cell, and wherein the fixed layer extends continuously between the first bit cell and the second bit cell;
a first metallization layer including a first plurality of conducting lines, wherein the first metallization layer is below the bottom electrode of the MTJ stack;
a second metallization layer including a second plurality of conducting lines, wherein the second metallization layer is above the free layer of the MTJ stack;
a first interface layer between the first metallization layer and the bottom electrode of the MTJ stack; and
a second interface layer between the second metallization layer and the free layer of the MTJ stack.
20. The circuit of claim 19 , wherein the second interface layer is divided by the dielectric region into a first part in the first bit cell and a second part in the second bit cell.
21. The circuit of claim 19 , wherein the first metallization layer comprises an M2 layer and the second metallization layer comprises an M3 layer.
22. The circuit of claim 19 , wherein the tunnel layer of the MTJ stack extends continuously between the first bit cell and the second bit cell.
23. The circuit of claim 19 , wherein the bottom electrode extends continuously between the first bit cell and the second bit cell.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/264,918 US20140284740A1 (en) | 2010-12-03 | 2014-04-29 | Memory circuit and method of forming the same using reduced mask steps |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/960,430 US8711612B1 (en) | 2010-12-03 | 2010-12-03 | Memory circuit and method of forming the same using reduced mask steps |
US14/264,918 US20140284740A1 (en) | 2010-12-03 | 2014-04-29 | Memory circuit and method of forming the same using reduced mask steps |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/960,430 Division US8711612B1 (en) | 2010-12-03 | 2010-12-03 | Memory circuit and method of forming the same using reduced mask steps |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140284740A1 true US20140284740A1 (en) | 2014-09-25 |
Family
ID=50514265
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/960,430 Active 2032-04-03 US8711612B1 (en) | 2010-12-03 | 2010-12-03 | Memory circuit and method of forming the same using reduced mask steps |
US14/264,914 Expired - Fee Related US9054292B2 (en) | 2010-12-03 | 2014-04-29 | Memory circuit and method of forming the same using reduced mask steps |
US14/264,918 Abandoned US20140284740A1 (en) | 2010-12-03 | 2014-04-29 | Memory circuit and method of forming the same using reduced mask steps |
US14/726,938 Active US10043969B2 (en) | 2010-12-03 | 2015-06-01 | Memory circuit and method of forming the same using reduced mask steps |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/960,430 Active 2032-04-03 US8711612B1 (en) | 2010-12-03 | 2010-12-03 | Memory circuit and method of forming the same using reduced mask steps |
US14/264,914 Expired - Fee Related US9054292B2 (en) | 2010-12-03 | 2014-04-29 | Memory circuit and method of forming the same using reduced mask steps |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/726,938 Active US10043969B2 (en) | 2010-12-03 | 2015-06-01 | Memory circuit and method of forming the same using reduced mask steps |
Country Status (1)
Country | Link |
---|---|
US (4) | US8711612B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150380639A1 (en) * | 2010-12-03 | 2015-12-31 | Iii Holdings 1, Llc | Memory circuit and method of forming the same using reduced mask steps |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6434103B1 (en) * | 2017-09-20 | 2018-12-05 | 株式会社東芝 | Magnetic memory |
CN111293212B (en) * | 2018-12-07 | 2021-11-16 | 中国科学院上海微系统与信息技术研究所 | Magnetic tunneling junction device based on tunneling isolation layer and manufacturing method thereof |
US11165017B2 (en) * | 2019-03-15 | 2021-11-02 | International Business Machines Corporation | Replacement bottom electrode structure process to form misalignment tolerate MRAM with high yield |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7893511B2 (en) * | 2008-07-17 | 2011-02-22 | Qimonda Ag | Integrated circuit, memory module, and method of manufacturing an integrated circuit |
Family Cites Families (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10056159C2 (en) * | 2000-11-13 | 2002-10-24 | Infineon Technologies Ag | MRAM arrangement with selection transistors with a large channel width |
KR20030089078A (en) * | 2002-05-16 | 2003-11-21 | 주식회사 하이닉스반도체 | Magnetic Ramdom access memory cell using magnetic tunnel junction devices |
CN100461419C (en) * | 2002-07-09 | 2009-02-11 | 日本电气株式会社 | Magnetic random access memory |
KR100536592B1 (en) * | 2002-11-01 | 2005-12-14 | 삼성전자주식회사 | Magnetic Memory And Method Of Fabricating The Same |
KR100923298B1 (en) * | 2003-01-18 | 2009-10-23 | 삼성전자주식회사 | Magnetic RAM comprising unit cell having one transistor and two Magnetic Tunneling Junctions and method for manufacturing the same |
KR100481876B1 (en) * | 2003-02-20 | 2005-04-11 | 삼성전자주식회사 | Magnetic Memory Having Magnetic Tunnel Junction And Method Of Fabricating The Same |
JP3906212B2 (en) * | 2003-03-11 | 2007-04-18 | 株式会社東芝 | Magnetic random access memory |
US6885577B2 (en) * | 2003-06-18 | 2005-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic RAM cell device and array architecture |
KR100835275B1 (en) * | 2004-08-12 | 2008-06-05 | 삼성전자주식회사 | Methods of operating a magnetic random access memory device using a spin injection mechanism |
KR100568512B1 (en) * | 2003-09-29 | 2006-04-07 | 삼성전자주식회사 | Magnetic thermal random access memory cells having a heat-generating layer and methods of operating the same |
US7649765B2 (en) * | 2003-11-04 | 2010-01-19 | Magsil Corporation | Magnetic memory cell and method of fabricating same |
US7394683B2 (en) * | 2003-11-10 | 2008-07-01 | Magsil Corporation, Inc. | Solid state magnetic memory system and method |
US20050110004A1 (en) * | 2003-11-24 | 2005-05-26 | International Business Machines Corporation | Magnetic tunnel junction with improved tunneling magneto-resistance |
JP4031451B2 (en) * | 2004-03-18 | 2008-01-09 | 株式会社東芝 | Semiconductor integrated circuit device |
JP4550552B2 (en) * | 2004-11-02 | 2010-09-22 | 株式会社東芝 | Magnetoresistive element, magnetic random access memory, and method of manufacturing magnetoresistive element |
US7732881B2 (en) * | 2006-11-01 | 2010-06-08 | Avalanche Technology, Inc. | Current-confined effect of magnetic nano-current-channel (NCC) for magnetic random access memory (MRAM) |
US8018011B2 (en) * | 2007-02-12 | 2011-09-13 | Avalanche Technology, Inc. | Low cost multi-state magnetic memory |
US8058696B2 (en) * | 2006-02-25 | 2011-11-15 | Avalanche Technology, Inc. | High capacity low cost multi-state magnetic memory |
US8535952B2 (en) * | 2006-02-25 | 2013-09-17 | Avalanche Technology, Inc. | Method for manufacturing non-volatile magnetic memory |
US7830704B1 (en) * | 2007-06-06 | 2010-11-09 | Magsil Corporation | Compact magnetic random access memory cell with slotted bit line and method of manufacturing same |
US20090010046A1 (en) * | 2007-06-28 | 2009-01-08 | Krishnakumar Mani | magnetic memory device with non-rectangular cross section current carrying conductors |
US7944737B2 (en) * | 2007-07-31 | 2011-05-17 | Magsil Corporation | Magnetic memory cell based on a magnetic tunnel junction (MTJ) with independent storage and read layers |
US9047963B2 (en) * | 2007-08-31 | 2015-06-02 | Iii Holdings 1, Llc | High density magnetic memory based on nanotubes |
WO2009031387A1 (en) * | 2007-09-06 | 2009-03-12 | Fuji Electric Holdings Co., Ltd. | FERROMAGNETIC TUNNEL JUNCTION ELEMENT HAVING (Fe, Co, Ni)SiB FREE LAYER |
US7683447B2 (en) * | 2007-09-12 | 2010-03-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | MRAM device with continuous MTJ tunnel layers |
US20090128966A1 (en) * | 2007-10-10 | 2009-05-21 | Krishnakumar Mani | Magnetic memory cell based on a magnetic tunnel junction(mtj) with low switching field shapes |
US7787289B2 (en) * | 2007-12-03 | 2010-08-31 | Magsil Corporation | MRAM design with local write conductors of reduced cross-sectional area |
US8634231B2 (en) * | 2009-08-24 | 2014-01-21 | Qualcomm Incorporated | Magnetic tunnel junction structure |
US7579197B1 (en) * | 2008-03-04 | 2009-08-25 | Qualcomm Incorporated | Method of forming a magnetic tunnel junction structure |
WO2009110119A1 (en) * | 2008-03-06 | 2009-09-11 | 富士電機ホールディングス株式会社 | Ferromagnetic tunnel junction element and driving method of ferromagnetic tunnel junction element |
US7781231B2 (en) * | 2008-03-07 | 2010-08-24 | Qualcomm Incorporated | Method of forming a magnetic tunnel junction device |
US7885105B2 (en) * | 2008-03-25 | 2011-02-08 | Qualcomm Incorporated | Magnetic tunnel junction cell including multiple vertical magnetic domains |
KR100979351B1 (en) * | 2008-07-25 | 2010-08-31 | 주식회사 하이닉스반도체 | Multi-staked spin transfer torque magnetic random access memory and manufacturing method of the same |
US9368716B2 (en) * | 2009-02-02 | 2016-06-14 | Qualcomm Incorporated | Magnetic tunnel junction (MTJ) storage element and spin transfer torque magnetoresistive random access memory (STT-MRAM) cells having an MTJ |
US8913069B2 (en) * | 2009-02-16 | 2014-12-16 | Iii Holdings 1, Llc | Magnetic memory display driver system |
US8320175B2 (en) * | 2009-02-27 | 2012-11-27 | Magsil Corporation | Magnetic booster for magnetic random access memory |
US8363460B2 (en) * | 2010-04-07 | 2013-01-29 | Avalanche Technology, Inc. | Method and apparatus for programming a magnetic tunnel junction (MTJ) |
US8295083B2 (en) * | 2009-04-08 | 2012-10-23 | Avalanche Technology, Inc. | Method and apparatus for increasing the reliability of an access transitor coupled to a magnetic tunnel junction (MTJ) |
US8400866B2 (en) * | 2009-08-06 | 2013-03-19 | Magsil Corporation | Voltage boosting in MRAM current drivers |
US8169821B1 (en) * | 2009-10-20 | 2012-05-01 | Avalanche Technology, Inc. | Low-crystallization temperature MTJ for spin-transfer torque magnetic random access memory (SSTTMRAM) |
US8625340B1 (en) * | 2010-02-26 | 2014-01-07 | Magsil Corporation | Magnetic sidewalls for write lines in field-induced MRAM and methods of manufacturing them |
US8817531B2 (en) * | 2010-06-30 | 2014-08-26 | International Business Machines Corporation | Magnetic random access memory device and method for producing a magnetic random access memory device |
US8526221B2 (en) * | 2010-10-11 | 2013-09-03 | Magsil Corporation | Semiconductor integrated circuit for low and high voltage operations |
US8203870B2 (en) * | 2010-11-23 | 2012-06-19 | Seagate Technology Llc | Flux programmed multi-bit magnetic memory |
US8730719B1 (en) * | 2010-12-03 | 2014-05-20 | Iii Holdings 1, Llc | MRAM with metal gate write conductors |
US8767435B1 (en) * | 2010-12-03 | 2014-07-01 | Iii Holdings 1, Llc | Field programming method for magnetic memory devices |
US8369135B1 (en) * | 2010-12-03 | 2013-02-05 | Magsil Corporation | Memory circuit with crossover zones of reduced line width conductors |
US8711612B1 (en) * | 2010-12-03 | 2014-04-29 | Magsil Corporation | Memory circuit and method of forming the same using reduced mask steps |
US10606973B2 (en) * | 2011-02-08 | 2020-03-31 | Iii Holdings 1, Llc | Memory cell layout for low current field-induced MRAM |
US8565012B1 (en) * | 2011-06-06 | 2013-10-22 | Magsil Corporation | Magnetic enhancement layer in memory cell |
US9395410B2 (en) * | 2011-06-06 | 2016-07-19 | Iii Holdings 1, Llc | Integrated circuit with sensing unit and method for using the same |
US8879314B2 (en) * | 2011-06-06 | 2014-11-04 | Iii Holdings 1, Llc | Memory cell with Schottky diode |
US8879306B2 (en) * | 2011-08-12 | 2014-11-04 | Iii Holdings 1, Llc | Magnetic memory circuit with stress inducing layer |
US20130187247A1 (en) * | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Multi-bit magnetic tunnel junction memory and method of forming same |
US8804413B2 (en) * | 2012-02-07 | 2014-08-12 | Qualcomm Incorporated | Multi-free layer MTJ and multi-terminal read circuit with concurrent and differential sensing |
US8900883B1 (en) * | 2012-03-22 | 2014-12-02 | Iii Holdings 1, Llc | Methods for manufacturing carbon ribbons for magnetic devices |
US8809827B1 (en) * | 2013-03-13 | 2014-08-19 | International Business Machines Corporation | Thermally assisted MRAM with multilayer strap and top contact for low thermal conductivity |
-
2010
- 2010-12-03 US US12/960,430 patent/US8711612B1/en active Active
-
2014
- 2014-04-29 US US14/264,914 patent/US9054292B2/en not_active Expired - Fee Related
- 2014-04-29 US US14/264,918 patent/US20140284740A1/en not_active Abandoned
-
2015
- 2015-06-01 US US14/726,938 patent/US10043969B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7893511B2 (en) * | 2008-07-17 | 2011-02-22 | Qimonda Ag | Integrated circuit, memory module, and method of manufacturing an integrated circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150380639A1 (en) * | 2010-12-03 | 2015-12-31 | Iii Holdings 1, Llc | Memory circuit and method of forming the same using reduced mask steps |
US10043969B2 (en) * | 2010-12-03 | 2018-08-07 | Iii Holdings 1, Llc | Memory circuit and method of forming the same using reduced mask steps |
Also Published As
Publication number | Publication date |
---|---|
US20140284739A1 (en) | 2014-09-25 |
US9054292B2 (en) | 2015-06-09 |
US20150380639A1 (en) | 2015-12-31 |
US8711612B1 (en) | 2014-04-29 |
US10043969B2 (en) | 2018-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108133936B (en) | Integrated circuit device and method of manufacturing the same | |
KR100606166B1 (en) | MRAM memory | |
US6944048B2 (en) | Magnetic random access memory | |
US6724653B1 (en) | Magnetic random access memory | |
KR100443545B1 (en) | Mram arrangement | |
JP3906212B2 (en) | Magnetic random access memory | |
US9502467B2 (en) | Semiconductor device and method of manufacturing the same | |
US20030123271A1 (en) | Magnetic random access memory | |
US8369135B1 (en) | Memory circuit with crossover zones of reduced line width conductors | |
US20080030906A1 (en) | Magnetoresistive effect element and magnetic memory device | |
US9496017B2 (en) | Memory cell with schottky diode | |
TW201428894A (en) | Static random access memory cell and structure thereof | |
JP4298196B2 (en) | Magnetic ram | |
WO2015060144A1 (en) | Memory cell structure, memory manufacturing method, and memory device | |
US10043969B2 (en) | Memory circuit and method of forming the same using reduced mask steps | |
US8908428B2 (en) | Voltage assisted STT-MRAM writing scheme | |
JPWO2006095389A1 (en) | Magnetic memory device and reading method and writing method thereof | |
US20100224920A1 (en) | Magnetoresistive memory cell and method of manufacturing memory device including the same | |
US20110180861A1 (en) | Magnetic random access memory having magnetoresistive effect element | |
JP4415745B2 (en) | Solid state memory device | |
US7019370B2 (en) | Method for manufacturing magnetic random access memory | |
US8913424B2 (en) | Magnetic enhancement layer in memory cell | |
KR100427715B1 (en) | Magnetoresistive RAM and manufacturing method therefor | |
JP2008235659A (en) | Method for manufacturing yoke-type magnetic storage device, and yoke-type magnetic storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: III HOLDINGS 1, LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGSIL CORPORATION;REEL/FRAME:032786/0228 Effective date: 20131210 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |