US20140084417A1 - Metal-insulator-metal (mim) capacitor - Google Patents

Metal-insulator-metal (mim) capacitor Download PDF

Info

Publication number
US20140084417A1
US20140084417A1 US14/011,896 US201314011896A US2014084417A1 US 20140084417 A1 US20140084417 A1 US 20140084417A1 US 201314011896 A US201314011896 A US 201314011896A US 2014084417 A1 US2014084417 A1 US 2014084417A1
Authority
US
United States
Prior art keywords
metal layer
layer
mim
metal
interconnect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/011,896
Inventor
Petrus Hubertus Cornelis Magnee
Patrick SEBEL
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Morgan Stanley Senior Funding Inc
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MAGNEE, PETRUS HUBERTUS CORNELIS, Sebel, Patrick
Publication of US20140084417A1 publication Critical patent/US20140084417A1/en
Priority to US14/925,205 priority Critical patent/US9484398B2/en
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT SUPPLEMENT Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/7687—Thin films associated with contacts of capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5223—Capacitor integral with wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This invention relates to semiconductor structures and manufacturing. More particularly, the invention relates to the formation of metal-insulator-metal (MIM) capacitors.
  • MIM metal-insulator-metal
  • MIM capacitors are widely available and are known for state-of-the art BiCMOS processes.
  • a MIM capacitor in a BiCMOS Integrated Circuit is made using the interconnect metal layer (otherwise referred to as the nth metal layer, MetalN or ME_n (i.e. the uppermost metal layer of n metal layers)) as the bottom plate of the MIM capacitor.
  • the MIM dielectric and the MIM top plate are deposited on top of ME_n layer and patterned using an additional masking step to form the Capacitor Top Metal (CTM) layer.
  • CTM Capacitor Top Metal
  • the MIM capacitor is connected with a via which is formed to make contact with both the top plate (i.e. the CTM layer) and the bottom plate (i.e. the ME_n layer).
  • the via etching process reaches the CTM layer much faster than the ME_n layer, thus resulting in over-etching which penetrates the CTM layer. Any roughness of the metal layer underlying the CTM layer can result in etching through the MIM stack, thereby creating a short when the via is formed. Secondly, etching of the CTM may leave residues in grooves (also due to metal roughness), which can result in a short between the CTM layer and the vias connecting the bottom plate.
  • a MIM capacitor for a BiCMOS IC by depositing the MIM stack within the interconnect metal layer.
  • the sandwich arrangement of metal-insulator-metal layers (i.e. the MIM stack) forming the MIM capacitor is formed below at least part of a top layer/portion of an nth metal layer (ME_n).
  • the interconnect metal layer may thus be adapted to provide an electrical connection to a metal layer of the MIM stack, such as the top metal layer of the MIM for example.
  • the roughness of the nth metal layer (ME_n) is avoided and the maximum roughness experienced when forming the MIM stack is determined by inter-metal dielectric (IMD) layer (which is much smoother that the MetalN layer).
  • IMD inter-metal dielectric
  • Connection to both terminals of the MIM capacitor may be made using vias formed below the nth Metal layer, which may be formed prior to depositing the MIM stack, and using vias formed on the (thicker) top interconnect metallization layer.
  • vias formed below the nth Metal layer which may be formed prior to depositing the MIM stack
  • vias formed on the (thicker) top interconnect metallization layer may be eliminated.
  • the MIM stack may be patterned in a single masking step, thereby avoiding the formation of residues (which can create shorts circuits).
  • FIGS. 1-9 illustrate a process for manufacturing a MIM capacitor according to an embodiment of the invention.
  • chip integrated circuit
  • monolithic device semiconductor device, and microelectronic device
  • present invention is applicable to all the above as they are generally understood in the field.
  • metal line interconnect line, trace, wire, conductor, signal path and signalling medium are all related. The related terms listed above, are generally interchangeable, and appear in order from specific to general. In this field, metal lines are sometimes referred to as traces, wires, lines, interconnect or simply metal. Metal lines, generally aluminum (Al), copper (Cu) or an alloy of Al and Cu, are conductors that provide signal paths for coupling or interconnecting, electrical circuitry. Conductors other than metal are available in microelectronic devices.
  • doped polysilicon doped single-crystal silicon (often referred to simply as diffusion, regardless of whether such doping is achieved by thermal diffusion or ion implantation), titanium (Ti), molybdenum (Mo), and refractory metals are examples of other conductors.
  • contact and via both refer to structures for electrical connection of conductors at different interconnect levels. These terms are sometimes used in the art to describe both an opening in an insulator in which the structure will be completed, and the completed structure itself. For purposes of this disclosure contact and via refer to the completed structure.
  • vertical means substantially orthogonal to the surface of a substrate. Also, terms describing positioning or location (such as above, below, top, bottom, etc) are to be construed in conjunction with the orientation of the structures illustrated in the diagrams.
  • FIG. 1 illustrates a device 100 , having a substrate 102 , typically comprised of silicon.
  • Substrate 102 can have formed therein a plethora of microelectronic or micromechanical structures, as would be apparent to a person skilled in the semiconductor art.
  • the substrate is provided with Tungsten (W) vias 114 using known IC processing techniques. Any excess Tungsten on the upper or lower surface of the substrate 102 may be removed by Chemical Metal Polishing (CMP), or other known techniques.
  • CMP Chemical Metal Polishing
  • FIG. 1 shows first 114 A and second 114 B vias formed in the substrate, and this is the n ⁇ 1th metal layer (ME_n ⁇ 1) and n ⁇ 1th via layer (VIA_n ⁇ 1).
  • An IC front end can be provided below the substrate 102 layers up to and including the n ⁇ 2th metal layer (ME_n ⁇ 2) and the n ⁇ 2th via layer (VIA_n ⁇ 2).
  • the first metal interconnect layer 116 is a standard (i.e. conventional) Ti/TiN/AlCu interconnect layer forming part of the nth metal layer (ME_n).
  • the thickness of the first metal interconnect layer 116 is in the range of 50-150 nm, and so therefore thinner than the total ME_n layer thickness.
  • Other suitable materials and/or thicknesses may be used, as would be apparent to a person skilled in the art.
  • a MIM stack 118 is then formed on the first metal interconnect layer 116 as shown in FIG. 3 .
  • the MIM stack 118 is formed from depositing a first 20 nm layer of TiN 118 A on the first metal interconnect layer 116 , then depositing a 40 nm layer of Ta 2 O 5 118 B on the TiN layer 118 A, and finally depositing a second 20 nm layer of TiN 118 C on the Ta 2 O 5 layer 118 B.
  • the first 20 nm layer of TiN 118 A forms the bottom metal layer of the MIM stack 118
  • the Ta 2 O 5 layer 118 B forms the dielectric layer of the MIM stack 118
  • the second 20 nm layer of TiN 118 C forms the top metal layer of the MIM stack 118 .
  • Other suitable materials and/or thicknesses may be used for the MIM stack 118 , as would be apparent to a person skilled in the art.
  • the thickness of the TiN layers may be in the range of 5-150 nm, preferably in the range of 5-100 nm, and even more preferably in the range of 10-40 nm.
  • the thickness of the Ta 2 O 5 layer may be in the range of 5-150 nm, preferably in the range of 10-100 nm, and even more preferably in the range of 30-50 nm.
  • a further mask layer 120 (e.g., photoresist or simply “resist”) is formed on the top surface of the MIM stack 118 and is patterned according to known photolithographic techniques to form exposed areas 122 (and leave a region of the further mask layer 120 above the second via 114 B).
  • the horizontal dimensions of the further mask layer 120 after being patterned i.e. the region of the further mask layer 120 above the second via 114 B
  • the further mask layer 120 is also referred to as a patterned masking layer or a second patterned masking layer.
  • Spaces 124 in the MIM stack 118 are then chemically etched at the exposed areas 122 , and the further mask layer 120 is then removed, resulting is the structure illustrated in FIG. 5 .
  • a second (upper) metal interconnect layer 126 is deposited to cover the upper surface of the first (lower) metal interconnect layer 116 and the MIM stack 118 as illustrated in FIG. 6 .
  • the top metal interconnect layer 126 is formed from ALCu and forms the remaining part of the nth metal layer (ME_n).
  • the thickness of the top metal interconnect layer 126 is in the range of 1-2 ⁇ m, but other suitable materials and/or thicknesses may be used, as would be apparent to a person skilled in the art.
  • the first (lower) metal interconnect layer 116 , the MIM stack 118 , and the second (upper) metal interconnect layer 126 form the nth metal layer (ME_n), wherein the MIM stack 118 is formed below at least a portion of the second (upper) metal interconnect layer 126 and above the first (lower) metal interconnect layer 116 .
  • the MIM stack is formed within the nth metal layer (ME_n)
  • a TiN Anti-Reflective Coating (ARC) layer 128 is deposited on the top surface of the top metal interconnect layer 126 above the MIM stack as shown in FIG. 7 .
  • the ARC layer 128 is part of the nth metal layer (MEn).
  • a final mask layer 130 (e.g., photoresist or simply “resist”) is formed on the upper surface of the top metal interconnect layer 126 substrate 102 and the ARC layer 128 to form exposed areas 132 as shown in FIG. 8 .
  • the horizontal dimensions of the final mask layer 130 above the MIM stack 118 are smaller than the MIM stack 118 and the ARC layer 128 .
  • the final mask layer 130 does not cover (i.e. is not vertically above) portions of the ARC layer 128 and portions of the MIM stack 118 .
  • the horizontal dimensions of the final masking layer 130 above the MIM stack 118 will define the horizontal dimension of the MIM capacitor after etching.
  • Trenches 134 in the substrate 102 are chemically etched (through the ARC layer 128 and the nth metal layer (ME_n)) at the exposed areas 132 , and the final mask layer 130 is then removed using known techniques, resulting is the structure illustrated in FIG. 9 .
  • a MIM capacitor is formed with an electrical connection to the bottom plate of the MIM capacitor being made with the vias 114 B in the n ⁇ 1th layer.
  • a MIM capacitor according to an embodiment of the invention does not require connections in the n+1th metal layer (ME_n+1) and can therefore be significantly smaller and exhibit smaller parasitic capacitances.
  • the bottom plate of the MIM capacitor includes a (low resistive) AlCu layer, a plurality or grid of vias may not be needed which helps to reduce the parasitic capacitance to the substrate 102 .
  • the roughness of the thick AlCu top metal interconnect layer 126 is not an issue in embodiments of the invention because the MIM stack 118 forming the MIM capacitor is situated under (i.e. below) the AlCu top metal interconnect layer 126 .
  • the MIM stack is not formed on top, but is instead formed within the interconnect metal layer, the surface roughness on top of the interconnect metal layer is of no concern, and the layer can be deposited at the desired temperature to reach the required electro-migration properties. This means that, unlike a conventional MIM capacitor, cold deposition processes are not needed to ensure MIM integrity in embodiments, thus leading to improved electro-migration properties.
  • Embodiments also provide improved MIM reliability through avoidance of early breakdown or leakage that would otherwise be caused by spikes in the bottom plate or residue on the top plate resultant from roughness of the top metal interconnect layer.
  • the MIM capacitor is formed from dielectric sandwiched between two metal layers. To have good electrical performance, and especially to be symmetric with respect to positive or negative voltage bias, it is preferable that both interfaces (bottom metal to dielectric, and dielectric to top-metal) are identical. Conventional use of a TiN ARC layer thus results in the bottom interface being TiN to dielectric. Hence, in conventional arrangements, the top interface is also arranged to be dielectric to TiN. However, in proposed embodiments the ARC layer is no longer used as a bottom plate, therefore providing i) more freedom, and ii) the ARC is of no particular interest for the MIM (although it has been described in the embodiment of FIGS. 1-9 simply for regular interconnect processing).
  • embodiments of the invention may only needs a single patterned masking layer (e.g. the final masking layer 130 shown in FIG. 8 ) to define the horizontal dimension of the MIM capacitor.

Abstract

There is disclosed a metal-insulator-metal, MIM, capacitor. The MIM capacitor comprises a MIM stack formed within an interconnect metal layer. The interconnect metal layer is utilised as an electrical connection to a metal layer of the MIM stack.

Description

  • This invention relates to semiconductor structures and manufacturing. More particularly, the invention relates to the formation of metal-insulator-metal (MIM) capacitors.
  • MIM capacitors are widely available and are known for state-of-the art BiCMOS processes.
  • Currently, a MIM capacitor in a BiCMOS Integrated Circuit (IC) is made using the interconnect metal layer (otherwise referred to as the nth metal layer, MetalN or ME_n (i.e. the uppermost metal layer of n metal layers)) as the bottom plate of the MIM capacitor. The MIM dielectric and the MIM top plate are deposited on top of ME_n layer and patterned using an additional masking step to form the Capacitor Top Metal (CTM) layer. The MIM capacitor is connected with a via which is formed to make contact with both the top plate (i.e. the CTM layer) and the bottom plate (i.e. the ME_n layer).
  • A number of problems exist with this MIM capacitor manufacturing method. Firstly, the via etching process reaches the CTM layer much faster than the ME_n layer, thus resulting in over-etching which penetrates the CTM layer. Any roughness of the metal layer underlying the CTM layer can result in etching through the MIM stack, thereby creating a short when the via is formed. Secondly, etching of the CTM may leave residues in grooves (also due to metal roughness), which can result in a short between the CTM layer and the vias connecting the bottom plate.
  • According to an aspect of the invention there is provided a MIM capacitor according to independent claim 1.
  • Proposed is method of manufacturing a MIM capacitor for a BiCMOS IC by depositing the MIM stack within the interconnect metal layer. In other words, the sandwich arrangement of metal-insulator-metal layers (i.e. the MIM stack) forming the MIM capacitor is formed below at least part of a top layer/portion of an nth metal layer (ME_n). The interconnect metal layer may thus be adapted to provide an electrical connection to a metal layer of the MIM stack, such as the top metal layer of the MIM for example.
  • By avoiding formation of the MIM stack on top of the nth Metal layer (ME_n), the roughness of the nth metal layer (ME_n) is avoided and the maximum roughness experienced when forming the MIM stack is determined by inter-metal dielectric (IMD) layer (which is much smoother that the MetalN layer).
  • Connection to both terminals of the MIM capacitor may be made using vias formed below the nth Metal layer, which may be formed prior to depositing the MIM stack, and using vias formed on the (thicker) top interconnect metallization layer. Thus, the risk of the via etching process penetrating through the MIM capacitor is eliminated.
  • The MIM stack may be patterned in a single masking step, thereby avoiding the formation of residues (which can create shorts circuits).
  • Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:
  • FIGS. 1-9 illustrate a process for manufacturing a MIM capacitor according to an embodiment of the invention.
    •
  • The terms, chip, integrated circuit, monolithic device, semiconductor device, and microelectronic device, are often used interchangeably in this field. The present invention is applicable to all the above as they are generally understood in the field.
  • The terms metal line, interconnect line, trace, wire, conductor, signal path and signalling medium are all related. The related terms listed above, are generally interchangeable, and appear in order from specific to general. In this field, metal lines are sometimes referred to as traces, wires, lines, interconnect or simply metal. Metal lines, generally aluminum (Al), copper (Cu) or an alloy of Al and Cu, are conductors that provide signal paths for coupling or interconnecting, electrical circuitry. Conductors other than metal are available in microelectronic devices. Materials such as doped polysilicon, doped single-crystal silicon (often referred to simply as diffusion, regardless of whether such doping is achieved by thermal diffusion or ion implantation), titanium (Ti), molybdenum (Mo), and refractory metals are examples of other conductors.
  • The terms contact and via, both refer to structures for electrical connection of conductors at different interconnect levels. These terms are sometimes used in the art to describe both an opening in an insulator in which the structure will be completed, and the completed structure itself. For purposes of this disclosure contact and via refer to the completed structure.
  • The term vertical, as used herein, means substantially orthogonal to the surface of a substrate. Also, terms describing positioning or location (such as above, below, top, bottom, etc) are to be construed in conjunction with the orientation of the structures illustrated in the diagrams.
  • FIG. 1 illustrates a device 100, having a substrate 102, typically comprised of silicon. Substrate 102 can have formed therein a plethora of microelectronic or micromechanical structures, as would be apparent to a person skilled in the semiconductor art. The substrate is provided with Tungsten (W) vias 114 using known IC processing techniques. Any excess Tungsten on the upper or lower surface of the substrate 102 may be removed by Chemical Metal Polishing (CMP), or other known techniques. Thus, FIG. 1 shows first 114A and second 114B vias formed in the substrate, and this is the n−1th metal layer (ME_n−1) and n−1th via layer (VIA_n−1).
  • An IC front end can be provided below the substrate 102 layers up to and including the n−2th metal layer (ME_n−2) and the n−2th via layer (VIA_n−2).
  • Subsequent formation of a first (lower) metal interconnect layer 116 covering the upper surface of the substrate 102 is illustrated in FIG. 2. The first metal interconnect layer 116 is a standard (i.e. conventional) Ti/TiN/AlCu interconnect layer forming part of the nth metal layer (ME_n). Here, the thickness of the first metal interconnect layer 116 is in the range of 50-150 nm, and so therefore thinner than the total ME_n layer thickness. Other suitable materials and/or thicknesses may be used, as would be apparent to a person skilled in the art.
  • A MIM stack 118 is then formed on the first metal interconnect layer 116 as shown in FIG. 3. Here, the MIM stack 118 is formed from depositing a first 20 nm layer of TiN 118A on the first metal interconnect layer 116, then depositing a 40 nm layer of Ta2O5 118B on the TiN layer 118A, and finally depositing a second 20 nm layer of TiN 118C on the Ta2O5 layer 118B. Thus, the first 20 nm layer of TiN 118A forms the bottom metal layer of the MIM stack 118, the Ta2O5 layer 118B forms the dielectric layer of the MIM stack 118, and the second 20 nm layer of TiN 118C forms the top metal layer of the MIM stack 118. Other suitable materials and/or thicknesses may be used for the MIM stack 118, as would be apparent to a person skilled in the art. For example, the thickness of the TiN layers may be in the range of 5-150 nm, preferably in the range of 5-100 nm, and even more preferably in the range of 10-40 nm. Also, the thickness of the Ta2O5 layer may be in the range of 5-150 nm, preferably in the range of 10-100 nm, and even more preferably in the range of 30-50 nm.
  • As shown in FIG. 4, a further mask layer 120 (e.g., photoresist or simply “resist”) is formed on the top surface of the MIM stack 118 and is patterned according to known photolithographic techniques to form exposed areas 122 (and leave a region of the further mask layer 120 above the second via 114B). Here, it is preferred that the horizontal dimensions of the further mask layer 120 after being patterned (i.e. the region of the further mask layer 120 above the second via 114B) are larger than a later-used mask which defines the dimensions of the MIM capacitor (as will be described below in conjunction with FIG. 8). The further mask layer 120 is also referred to as a patterned masking layer or a second patterned masking layer.
  • Spaces 124 in the MIM stack 118 are then chemically etched at the exposed areas 122, and the further mask layer 120 is then removed, resulting is the structure illustrated in FIG. 5.
  • A second (upper) metal interconnect layer 126 is deposited to cover the upper surface of the first (lower) metal interconnect layer 116 and the MIM stack 118 as illustrated in FIG. 6. The top metal interconnect layer 126 is formed from ALCu and forms the remaining part of the nth metal layer (ME_n). Here, the thickness of the top metal interconnect layer 126 is in the range of 1-2 μm, but other suitable materials and/or thicknesses may be used, as would be apparent to a person skilled in the art. It will therefore be understood the first (lower) metal interconnect layer 116, the MIM stack 118, and the second (upper) metal interconnect layer 126 form the nth metal layer (ME_n), wherein the MIM stack 118 is formed below at least a portion of the second (upper) metal interconnect layer 126 and above the first (lower) metal interconnect layer 116. In other words, the MIM stack is formed within the nth metal layer (ME_n)
  • A TiN Anti-Reflective Coating (ARC) layer 128 is deposited on the top surface of the top metal interconnect layer 126 above the MIM stack as shown in FIG. 7. The ARC layer 128 is part of the nth metal layer (MEn).
  • A final mask layer 130 (e.g., photoresist or simply “resist”) is formed on the upper surface of the top metal interconnect layer 126 substrate 102 and the ARC layer 128 to form exposed areas 132 as shown in FIG. 8. As mentioned above, the horizontal dimensions of the final mask layer 130 above the MIM stack 118 are smaller than the MIM stack 118 and the ARC layer 128. Thus, when the exposed areas are etched 132, the final mask layer 130 does not cover (i.e. is not vertically above) portions of the ARC layer 128 and portions of the MIM stack 118. In this way, the horizontal dimensions of the final masking layer 130 above the MIM stack 118 will define the horizontal dimension of the MIM capacitor after etching.
  • Trenches 134 in the substrate 102 are chemically etched (through the ARC layer 128 and the nth metal layer (ME_n)) at the exposed areas 132, and the final mask layer 130 is then removed using known techniques, resulting is the structure illustrated in FIG. 9.
  • From FIG. 9 it will be seen that a MIM capacitor is formed with an electrical connection to the bottom plate of the MIM capacitor being made with the vias 114B in the n−1th layer. Thus, unlike a conventional MIM capacitor, a MIM capacitor according to an embodiment of the invention does not require connections in the n+1th metal layer (ME_n+1) and can therefore be significantly smaller and exhibit smaller parasitic capacitances.
  • Also, since the bottom plate of the MIM capacitor includes a (low resistive) AlCu layer, a plurality or grid of vias may not be needed which helps to reduce the parasitic capacitance to the substrate 102.
  • Further, the roughness of the thick AlCu top metal interconnect layer 126 is not an issue in embodiments of the invention because the MIM stack 118 forming the MIM capacitor is situated under (i.e. below) the AlCu top metal interconnect layer 126.
  • To improve electro-migration properties, conventional AlCu interconnect metal layers are typically deposited at a higher temperature, in the range of 400-500° C. In this regime, large grains are formed, which helps to reduce electro migration. However, since this also results in increased roughness, when a conventional MIM capacitor is formed on top of a particular interconnect metal layer, this interconnect metal layer needs to be deposited at a lower temperature (typically in the range of 200-300° C.) to reduce the surface roughness. This comes at the cost of worse electro-migration properties.
  • Since, in proposed embodiments, the MIM stack is not formed on top, but is instead formed within the interconnect metal layer, the surface roughness on top of the interconnect metal layer is of no concern, and the layer can be deposited at the desired temperature to reach the required electro-migration properties. This means that, unlike a conventional MIM capacitor, cold deposition processes are not needed to ensure MIM integrity in embodiments, thus leading to improved electro-migration properties.
  • Embodiments also provide improved MIM reliability through avoidance of early breakdown or leakage that would otherwise be caused by spikes in the bottom plate or residue on the top plate resultant from roughness of the top metal interconnect layer.
  • The MIM capacitor is formed from dielectric sandwiched between two metal layers. To have good electrical performance, and especially to be symmetric with respect to positive or negative voltage bias, it is preferable that both interfaces (bottom metal to dielectric, and dielectric to top-metal) are identical. Conventional use of a TiN ARC layer thus results in the bottom interface being TiN to dielectric. Hence, in conventional arrangements, the top interface is also arranged to be dielectric to TiN. However, in proposed embodiments the ARC layer is no longer used as a bottom plate, therefore providing i) more freedom, and ii) the ARC is of no particular interest for the MIM (although it has been described in the embodiment of FIGS. 1-9 simply for regular interconnect processing).
  • Unlike conventional manufacturing processes which require two patterned masking layers to define the horizontal dimensions of the MIM capacitor, embodiments of the invention may only needs a single patterned masking layer (e.g. the final masking layer 130 shown in FIG. 8) to define the horizontal dimension of the MIM capacitor.
  • Various modifications will be apparent to those skilled in the art.

Claims (15)

1. A metal-insulator-metal, MIM, capacitor, comprising:
a MIM stack formed within an interconnect metal layer, wherein the interconnect metal layer is adapted to provide an electrical connection to a metal layer of the MIM stack.
2. The MIM capacitor of claim 1, wherein the interconnect metal layer is an Nth metal layer for a BiCMOS process having an N+1th interconnect metal layer.
3. The MIM capacitor of claim 1, further comprising:
a first metal layer formed on a substrate, wherein the MIM stack is formed on the first metal layer;
an opening formed in the substrate that exposes at least one portion of the first metal layer below a region of the MIM stack; and
a via metal layer formed in the opening of the substrate so as to form a via connecting to the first metal layer,
wherein the at least part of interconnect metal layer is formed on the MIM stack.
4. The MIM capacitor of claim 1 further comprising an anti-reflective coating layer formed on the interconnect metal layer, wherein the anti-reflective coating layer comprises titanium or titanium alloy.
5. The MIM capacitor of claim 1, wherein the interconnect metal layer comprises aluminum, aluminum alloy, copper, or copper alloy.
6. The MIM capacitor of claim 1, wherein at least one of the metal layers of the MIM stack comprises titanium or titanium alloy, and wherein the insulator layer of the MIM stack comprises a metal oxide or silicon nitride.
7. A method manufacturing a metal-insulator-metal, MIM, capacitor, comprising:
forming a MIM stack within an interconnect metal layer, wherein the interconnect metal layer forms an electrical connection to a metal layer of the MIM stack.
8. The method of claim 7, wherein the interconnect metal layer is an Nth metal layer for a BiCMOS process having an N+1th interconnect metal layer.
9. The method of claim 7, further comprising:
forming an opening in a substrate;
forming a via metal layer in the opening of the substrate so as to form a via in the substrate;
forming a first metal layer on the substrate;
forming the MIM stack on the first metal layer; and
forming at least part of the interconnect metal layer on the MIM stack.
10. The method of claim 7, further comprising forming an anti-reflective coating layer on the interconnect metal layer, wherein the anti-reflective coating layer comprises titanium or titanium alloy.
11. The method of claim 7, wherein the interconnect metal layer comprises aluminum, aluminum alloy, copper, or copper alloy.
12. The method of claim 7, wherein at least one of the metal layers of the MIM stack comprises titanium or titanium alloy, and wherein the insulator layer of the MIM stack comprises a metal oxide or silicon nitride.
13. The method of claim 7, further comprising:
forming a mask layer on the interconnect metal layer;
patterning the mask layer to expose at least one region of the interconnect layer and to retain at least one portion of the mask layer above the MIM stack; and
etching the exposed at least one region through the interconnect metal layer and the first metal layer to form at least one trench in the substrate.
14. The method of claim 13, wherein a horizontal dimension of the at least a portion of the mask layer above the MIM stack is less than the corresponding horizontal dimension of the MIM stack, such that the step of etching comprises etching through the MIM stack.
15. A BiCMOS integrated circuit comprising a MIM capacitor according to claim 1.
US14/011,896 2012-09-21 2013-08-28 Metal-insulator-metal (mim) capacitor Abandoned US20140084417A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/925,205 US9484398B2 (en) 2012-09-21 2015-10-28 Metal-insulator-metal (MIM) capacitor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP12185518.3A EP2711984A1 (en) 2012-09-21 2012-09-21 Metal-insulator-metal capacitor formed within an interconnect metallisation layer of an integrated circuit and manufacturing method thereof
EP12185518.3 2012-09-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/925,205 Division US9484398B2 (en) 2012-09-21 2015-10-28 Metal-insulator-metal (MIM) capacitor

Publications (1)

Publication Number Publication Date
US20140084417A1 true US20140084417A1 (en) 2014-03-27

Family

ID=46888958

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/011,896 Abandoned US20140084417A1 (en) 2012-09-21 2013-08-28 Metal-insulator-metal (mim) capacitor
US14/925,205 Active US9484398B2 (en) 2012-09-21 2015-10-28 Metal-insulator-metal (MIM) capacitor

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/925,205 Active US9484398B2 (en) 2012-09-21 2015-10-28 Metal-insulator-metal (MIM) capacitor

Country Status (2)

Country Link
US (2) US20140084417A1 (en)
EP (1) EP2711984A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10840322B2 (en) 2018-03-29 2020-11-17 Texas Instruments Incorporated Thin film resistor and top plate of capacitor sharing a layer
US11908738B2 (en) 2021-10-18 2024-02-20 International Business Machines Corporation Interconnect including integrally formed capacitor

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030057471A1 (en) * 2001-09-24 2003-03-27 List Richard Scott Top electrode barrier for on-chip die de-coupling capacitor and method of making same
US20070184626A1 (en) * 2006-02-09 2007-08-09 Oki Electric Industry Co., Ltd. Method of manufacturing ferroelectric capacitor and method of manufacturing semiconductor memory device
US20080081380A1 (en) * 2004-12-17 2008-04-03 Texas Instruments Inc. Method for leakage reduction in fabrication of high-density FRAM arrays
US20080121953A1 (en) * 2006-09-12 2008-05-29 Texas Instruments Incorporated Enhanced local interconnects employing ferroelectric electrodes
US20080157155A1 (en) * 2005-08-31 2008-07-03 Fujitsu Limited Semiconductor device and method for manufacturing the same
US20090272961A1 (en) * 2008-05-01 2009-11-05 Michael Miller Surface treatment to improve resistive-switching characteristics
US20100237465A1 (en) * 2007-07-20 2010-09-23 X-Fab Semiconductor Foundries Ag Capacitor and a method of manufacturing a capacitor
US20100279484A1 (en) * 2009-04-30 2010-11-04 Chun-Kai Wang Method of making multi-layer structure for metal-insulator-metal capacitor
US20110210422A1 (en) * 2010-02-26 2011-09-01 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US20120171840A1 (en) * 2008-12-24 2012-07-05 Magnachip Semiconductor, Ltd. Capacitor and method for fabricating the same
US20130062733A1 (en) * 2011-09-08 2013-03-14 Texas Instruments Incorporated Integrated Circuit with Integrated Decoupling Capacitors
US8581318B1 (en) * 2012-06-12 2013-11-12 Intermolecular, Inc. Enhanced non-noble electrode layers for DRAM capacitor cell
US20140080282A1 (en) * 2012-09-18 2014-03-20 Elpida Memory, Inc. Leakage reduction in DRAM MIM capacitors

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6847077B2 (en) * 2002-06-25 2005-01-25 Agere Systems, Inc. Capacitor for a semiconductor device and method for fabrication therefor
DE102004039803B4 (en) 2004-08-17 2006-12-07 Infineon Technologies Ag Method for producing a conductive path arrangement with increased capacitive coupling and associated interconnect arrangement
KR100831268B1 (en) * 2006-12-29 2008-05-22 동부일렉트로닉스 주식회사 Capacitor of semiconductor device and manufacturing method thereof
US8552529B2 (en) * 2007-04-11 2013-10-08 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device
US20090189249A1 (en) * 2007-10-08 2009-07-30 Je-Sik Woo Semiconductor device and manufacturing method thereof
CN102160178B (en) * 2008-09-19 2013-06-19 株式会社半导体能源研究所 Semiconductor device
US8375539B2 (en) * 2009-08-05 2013-02-19 International Business Machines Corporation Method of manufacturing complimentary metal-insulator-metal (MIM) capacitors
US8125049B2 (en) * 2009-11-16 2012-02-28 International Business Machines Corporation MIM capacitor structure in FEOL and related method
KR101101686B1 (en) * 2010-01-07 2011-12-30 삼성전기주식회사 Rf semiconductor component and method of fabricating the same
FR2957717B1 (en) * 2010-03-22 2012-05-04 St Microelectronics Sa METHOD OF FORMING A THREE-DIMENSIONAL METAL-INSULATION-METAL TYPE STRUCTURE
US8765549B2 (en) * 2012-04-27 2014-07-01 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor for interposers and methods of manufacture thereof
US9263511B2 (en) * 2013-02-11 2016-02-16 Taiwan Semiconductor Manufacturing Co., Ltd. Package with metal-insulator-metal capacitor and method of manufacturing the same
US9129817B2 (en) * 2013-03-13 2015-09-08 Intel Corporation Magnetic core inductor (MCI) structures for integrated voltage regulators

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030057471A1 (en) * 2001-09-24 2003-03-27 List Richard Scott Top electrode barrier for on-chip die de-coupling capacitor and method of making same
US20080081380A1 (en) * 2004-12-17 2008-04-03 Texas Instruments Inc. Method for leakage reduction in fabrication of high-density FRAM arrays
US20080157155A1 (en) * 2005-08-31 2008-07-03 Fujitsu Limited Semiconductor device and method for manufacturing the same
US20070184626A1 (en) * 2006-02-09 2007-08-09 Oki Electric Industry Co., Ltd. Method of manufacturing ferroelectric capacitor and method of manufacturing semiconductor memory device
US20080121953A1 (en) * 2006-09-12 2008-05-29 Texas Instruments Incorporated Enhanced local interconnects employing ferroelectric electrodes
US20100237465A1 (en) * 2007-07-20 2010-09-23 X-Fab Semiconductor Foundries Ag Capacitor and a method of manufacturing a capacitor
US20090272961A1 (en) * 2008-05-01 2009-11-05 Michael Miller Surface treatment to improve resistive-switching characteristics
US20120171840A1 (en) * 2008-12-24 2012-07-05 Magnachip Semiconductor, Ltd. Capacitor and method for fabricating the same
US20100279484A1 (en) * 2009-04-30 2010-11-04 Chun-Kai Wang Method of making multi-layer structure for metal-insulator-metal capacitor
US20110210422A1 (en) * 2010-02-26 2011-09-01 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US20130062733A1 (en) * 2011-09-08 2013-03-14 Texas Instruments Incorporated Integrated Circuit with Integrated Decoupling Capacitors
US8581318B1 (en) * 2012-06-12 2013-11-12 Intermolecular, Inc. Enhanced non-noble electrode layers for DRAM capacitor cell
US20140080282A1 (en) * 2012-09-18 2014-03-20 Elpida Memory, Inc. Leakage reduction in DRAM MIM capacitors

Also Published As

Publication number Publication date
US20160049461A1 (en) 2016-02-18
EP2711984A1 (en) 2014-03-26
US9484398B2 (en) 2016-11-01

Similar Documents

Publication Publication Date Title
KR100770486B1 (en) Manufacturing method of semiconductor device
US6737728B1 (en) On-chip decoupling capacitor and method of making same
US10879112B2 (en) Self-aligned via forming to conductive line and related wiring structure
US7956400B2 (en) MIM capacitor integration
CN105023908B (en) Composite contact plug structure and its manufacturing method
JP3895126B2 (en) Manufacturing method of semiconductor device
CN104733432B (en) Integrated circuit with a plurality of transistors
JP2007221161A (en) Capacitor used in semiconductor device, and production method thereof
US10262892B2 (en) Skip via structures
US9831171B2 (en) Capacitors with barrier dielectric layers, and methods of formation thereof
US10256183B2 (en) MIMCAP structure in a semiconductor device package
CN104051256A (en) Semiconductor Devices and Methods of Manufacture Thereof
JP2005311299A (en) Semiconductor device and manufacturing method therefor
US9484398B2 (en) Metal-insulator-metal (MIM) capacitor
US20220123100A1 (en) Semiconductor device and method of manufacturing the same
CN102124553A (en) Process for fabricating an integrated electronic circuit incorporating a process requiring a voltage threshold between a metal layer and a substrate
US11855230B2 (en) Metal-insulator-metal capacitor within metallization structure
US20230077760A1 (en) Top via interconnects without barrier metal between via and above line
US11031459B2 (en) Semiconductor device including a capacitor and method of manufacturing semiconductor device
JP2006310894A (en) Semiconductor device and its manufacturing method
KR20100071206A (en) Mim capacitor of semiconductor device and manufacturing method thereof
US9171897B1 (en) Area efficient series MIM capacitor
JP2002176098A (en) Method for manufacturing semiconductor device having multilayer interconnection structure
KR100779793B1 (en) Semiconductor device
JP2002170884A (en) Method for fabricating semiconductor device with multi layer wiring structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAGNEE, PETRUS HUBERTUS CORNELIS;SEBEL, PATRICK;SIGNING DATES FROM 20121218 TO 20121219;REEL/FRAME:031133/0006

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001

Effective date: 20160218

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218