US20130175662A1 - Semiconductor material manufacture - Google Patents

Semiconductor material manufacture Download PDF

Info

Publication number
US20130175662A1
US20130175662A1 US13/784,431 US201313784431A US2013175662A1 US 20130175662 A1 US20130175662 A1 US 20130175662A1 US 201313784431 A US201313784431 A US 201313784431A US 2013175662 A1 US2013175662 A1 US 2013175662A1
Authority
US
United States
Prior art keywords
wafer
product
layer
silicon
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/784,431
Inventor
Nishant Sinha
Gurtej S. Sandhu
John Smythe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US13/784,431 priority Critical patent/US20130175662A1/en
Publication of US20130175662A1 publication Critical patent/US20130175662A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond

Definitions

  • SOI silicon on insulator
  • SIMOX separation by implantation of oxygen
  • SPIMOX separation by plasma implantation of oxygen
  • SOS silicon on sapphire
  • bonded wafer processes on silicon and silicon bonded on sapphire.
  • Bonded wafer processes on silicon involve technologies to bond monocrystalline silicon materials onto semiconductor wafers and oxidation processes to form the semiconductor on insulator. In these technologies, a portion of one or both of the bonded wafers is removed, typically, by polishing methods. Another process to remove large portions of a bonded wafer uses a “smart cut” technology. “Smart cut” technology generally refers to a process in which a material is implanted into a silicon substrate to a particular depth and ultimately utilized to crack the substrate.
  • FIG. 1 shows features of a method for forming a film on a wafer using electromagnetic radiation, according to various embodiments of the invention.
  • FIG. 2 shows features of a method for forming a silicon layer on a silicon wafer using microwaves, according to various embodiments of the invention.
  • FIGS. 3-4 illustrate product wafers and donor wafers prior to bonding these wafers together as discussed, for example, with respect to FIGS. 1-2 , according to various embodiments of the invention.
  • FIGS. 5-6 illustrate product wafers and donor wafers bonded together with electromagnetic radiation applied to the combination as discussed, for example, with respect to FIGS. 1-2 , according to various embodiments of the invention.
  • FIGS. 7-8 illustrate product wafers and donor wafers after disuniting these wafers bonded together as discussed, for example, with respect to FIGS. 1-2 , according to various embodiments of the invention
  • FIG. 9 shows features of a method for strengthening the bonding of a semiconductor layer to a wafer, according to various embodiments of the invention.
  • FIG. 10 shows features of a method for strengthening the bonding of a silicon layer to a silicon wafer, according to various embodiments of the invention.
  • FIGS. 11-12 illustrate product wafers having a semiconductor layer bonded thereon being subjected to electromagnetic radiation to strengthen the bonding of the semiconductor layer to the product wafer, according to various embodiments of the invention.
  • FIG. 13 illustrates a finished wafer 700 , according to various embodiments of the invention.
  • FIG. 14 shows a block diagram of various features of an electronic system, according to various embodiments of the invention.
  • a fabrication process includes bonding two wafers together and then disuniting the two wafers leaving a portion of one wafer bonded to the other wafer, where exposure to electromagnetic radiation is used to facilitate the separation.
  • disunite of two entities A and B that are bonded together it is meant that the entities A and B are no longer bonded at the region of disunion, that is, covalent bonds are broken in the lattice of A and B that are bonded together. Disuniting may also be referred to as debonding. After disuniting, weak attractive forces between the two debonded entities may or may not still be in effect.
  • the portion of the one wafer that remains bonded with the other wafer can be a semiconductor layer or a combination of a semiconductor layer on a dielectric layer.
  • Exposure to electromagnetic radiation can include tuning the electromagnetic radiation to a frequency based on modifiers in the wafers. The electromagnetic radiation can also be tuned to a power level based on the modifiers in the wafers.
  • a modifier in a material structure is a material in the material structure whose composition is different from material that forms the bulk of the material structure.
  • a modifier in a germanium wafer can be an element that is different from germanium and is not part of the lattice of the germanium wafer.
  • a modifier in a material structure, such as a wafer can be an impurity of the material structure such that the modifier is an atomic species that is different from the bulk material of the material structure.
  • a modifier can be material introduced into the material structure to be used as a dopant.
  • a dopant herein, is a material different from the bulk material in a material structure, where the dopant, once activated, provides an enhancement to a characteristic of the bulk material.
  • a dopant can provide an increase in carrier concentration in a semiconductor material matrix.
  • a modifier can be an activated dopant.
  • a fabrication process includes exposing a wafer to electromagnetic radiation to activate modifiers as dopants in the wafer, where the wafer includes a portion of material donated from another wafer.
  • Activation of a dopant comprises transferring the dopant from an interstitial position in a material structure into a lattice site of the material structure.
  • the portion of material donated from another wafer can be a semiconductor layer or a combination of a semiconductor layer on a dielectric layer.
  • Exposure to electromagnetic radiation can include tuning the electromagnetic radiation to a frequency based on the dopants in the wafer.
  • the electromagnetic radiation can also be tuned to a power level based on the dopants in the wafers.
  • FIG. 1 shows features of a method for forming a film on a wafer using electromagnetic radiation, according to various embodiments.
  • ions are introduced into a donor wafer in proximity to a region of the donor wafer.
  • the region includes or will include modifiers that are of material or materials that are different from bulk material of the donor wafer.
  • the region is at a distance from a surface of the donor wafer.
  • the term “donor wafer” indicates at least of portion of the wafer is to be used by another entity, such as another wafer or a substrate with devices formed therein.
  • a semiconductor wafer can be used as a donor wafer.
  • the semiconductor wafer can be realized as an essentially monocrystalline wafer.
  • the donor wafer can be in the form of a semiconductor wafer that is substantially polycrystalline or amorphous, where the semiconductor wafer includes a semiconductor material that is single crystalline and is arranged as a top layer across the semiconductor wafer.
  • the donor wafer may be constructed as a substantially non-semiconductor wafer that includes a semiconductor layer, which may be configured as a single crystal that is arranged as a top layer across the non-semiconductor wafer.
  • a product wafer and the donor wafer are bonded together at the surfaces of the donor wafer and the product wafer.
  • the term “product wafer” indicates that the wafer or at least of portion of the wafer is to be used as or in a final product.
  • a completed product wafer may be provided as a wafer arranged with a plurality of segments, where each segment includes circuitry to perform electronic tasks. Each segment can be in the form of an individual die. Additionally, individual segments can be from a completed wafer and can be packaged as integrated circuits (ICs) for use in electronic apparatus.
  • ICs integrated circuits
  • the product wafer and the donor wafer can be bonded together using a number of individual processes or combinations of processes.
  • the process can be conducted by bonding the product wafer to the donor wafer.
  • the process can be conducted by bonding the donor wafer to the product wafer.
  • the product wafer and the donor wafer may be bonded together with the product wafer disposed on the donor wafer or with the donor wafer disposed on the product wafer.
  • the product wafer may have undergone some processing before bonding to the donor wafer.
  • the processing can include various types of processing.
  • the product wafer can contain devices and/or interconnections formed within the product wafer prior to bonding to the donor wafer.
  • the product wafer can be bonded to the donor wafer without forming devices and/or interconnections within the product wafer prior to bonding to the donor wafer.
  • the donor wafer may have undergone some processing before bonding with the product wafer.
  • the processing can include various types of processing.
  • the donor wafer can contain devices and/or interconnections formed within the donor wafer prior to bonding with the product wafer, where the devices and/or interconnections are in a region of the donor wafer that is to be donated as material to the product wafer.
  • the donor wafer can be bonded with the product wafer without forming devices and/or interconnections within the donor wafer prior to bonding with the product wafer.
  • the product wafer can include a dielectric layer disposed across the surface of the product wafer such that the product wafer and the donor wafer are bonded together at the dielectric layer.
  • the dielectric layer of the product wafer, at which the donor wafer contacts the product layer during bonding may be realized in various forms.
  • the dielectric layer may be formed as an oxide layer, a layer of native oxide of the underling product wafer, an insulating nitride layer, an insulating oxynitride layer, a high- ⁇ dielectric layer, a low- ⁇ dielectric layer, or combinations thereof.
  • High- ⁇ dielectric and low- ⁇ dielectric are defined referenced to dielectric constants being above or below, respectively, the dielectric constant of silicon dioxide, which is approximately 3.9.
  • the selection of dielectric material to which the donor wafer is bonded may depend on the application or applications to which the product wafer may be used.
  • the dielectric layer of the product wafer is a top layer of a product wafer, where the product wafer includes devices embedded in the product wafer below this dielectric top layer prior to bonding the product wafer and the donor wafer together.
  • the donor wafer can include a dielectric layer disposed across the surface of the donor wafer such that the donor wafer and the product wafer are bonded together at the dielectric layer.
  • the dielectric layer of the donor wafer at which the product wafer contacts the donor layer during bonding may be realized in various forms.
  • the dielectric layer may be formed as an oxide layer, a layer of native oxide of the underling product wafer, an insulating nitride layer, an insulating oxynitride layer, a high- ⁇ dielectric layer, a low- ⁇ dielectric layer, or combinations thereof.
  • the selection of dielectric material to which the product wafer is bonded may depend on the application or applications to which the product wafer may be used.
  • the donor wafer is used to donate material that includes a semiconductor layer and a dielectric layer with the dielectric layer disposed across a surface of the semiconductor layer.
  • the semiconductor layer of such a material combination may have undergone some type of processing before bonding. In various embodiments, such processing may include forming devices and/or interconnections.
  • the modifiers are irradiated with electromagnetic radiation to disunite a bulk region of the donor wafer from the product wafer with the product wafer bonded to a film from the donor wafer.
  • the film from the donor wafer can be a semiconductor layer that is bonded to the product wafer.
  • the film from the donor wafer can be a semiconductor layer that is bonded to a dielectric layer of the product wafer.
  • the film from the donor wafer can be a combination of a semiconductor layer on a dielectric layer, where the dielectric layer of the combination is bonded to the product wafer.
  • Irradiating the modifiers can provide localized heating of the donor wafer such that bubbles grow at the material implanted as ions causing the disuniting of a bulk region of the donor wafer from the product wafer with the product wafer bonded to a film from the donor wafer.
  • the electromagnetic radiation can be tuned to a frequency correlated to absorption by the modifiers. Tuning to a frequency includes generating the electromagnetic radiation with a peak frequency that is absorbed by the modifiers. The selection of the frequency of absorption by the modifiers may be correlated to the material in which the modifiers are disposed such that energy absorbed by the modifiers can be coupled to the material implanted as ions in the donor wafer.
  • the power level of the electromagnetic radiation can be adjusted based on the application. The frequency and power level can be selected such that irradiation causes the bubbles to grow such as to coalesce across the bonded structure to provide the desired disunion. These bubbles can be viewed as voids or platelets.
  • one of the two wafers can be separated from the other depending on the relative position of the wafers during processing, even though the film from the donor wafer remains bonded to the product wafer.
  • the separation can be performed by a lifting process.
  • the lifting of one wafer from the other may be accomplished using a vacuum or other controllable device essentially without exerting any substantial energy or force at the location at which the debonded wafers contact each other.
  • the combination of donor wafer and product wafer can be irradiated with electromagnetic radiation such that absorption of energy can be controlled.
  • the electromagnetic radiation can be applied such that excitation of material is localized at or near the region in which the ions are implanted.
  • absorption can be substantially directed to the modifiers that are at or sufficiently near the region of ion implantation in the donor wafer such that energy absorbed by the modifiers couples into the region of ion implantation. Coupling the energy into the region of ion implantation allows for localized heating of the donor wafer.
  • Tuning the electromagnetic radiation may include generating the electromagnetic radiation at a power level that activates the irradiated modifiers as dopants in the donor wafer.
  • Activation of a dopant comprises transferring the dopant from an interstitial position in a material structure into a lattice site of the material structure.
  • Activating the dopants in the regions near the material implanted as ions using the exposure to the electromagnetic radiation that provides the coupling of energy for disunion, allows for the activation of these dopants without processing the wafer structure that high temperatures conventionally associated with activating dopants.
  • the radiation can also heal lattice damage from implantation.
  • Irradiation of the dopants with electromagnetic radiation may include limiting exposure of the electromagnetic radiation to the donor wafer.
  • the electromagnetic radiation exposure can be provided by directing the electromagnetic radiation to the surface of the donor wafer that is opposite to the surface of the donor wafer at which the donor wafer is bonded to the product wafer.
  • the electromagnetic radiation exposure can also be provided by directing the electromagnetic radiation to a side of the donor wafer that is at angle to the surface of the donor wafer that is bonded to the product wafer.
  • Tuning the electromagnetic radiation can be correlated to the basic composition of the donor wafer, the selection of the modifiers in the desired region of localized heating, the selection of the concentration of these modifiers, the mixture of the material implanted as ions and modifiers in the region, and other factors that impact localized absorption and coupling at the desired region.
  • Such factors provide characteristic features to the donor wafer such that energy from exposure to electromagnetic radiation is preferentially coupled to the desired region.
  • the frequency selected may be based on frequencies that are not substantially absorbed by the basic composition of the donor wafer but are significantly absorbed by the modifiers and/or mixture of modifiers and material implanted as ions for the disunion process.
  • the amount of absorption by the basic composition of the donor wafer and the amount of absorption by the modifiers and/or mixture of modifiers and material implanted as ions may be based on various factors including, but not limited to, the spatial amount of localized heating desired and the amount of heating of the combination of product and donor wafer that is acceptable for a particular application.
  • Coupling energy provided from exposing the modifiers to electromagnetic energy, to the region of implanted ions allows bubbles to grow at the implanted ions.
  • a bulk region of the donor wafer disunites from the product wafer with a film of the donor wafer remaining bonded to the product wafer.
  • the product wafer With the product wafer, having the bonded film from the donor wafer, disunited from the donor wafer, the product wafer can be separated from the donor wafer. For example, the product wafer may be lifted from lying on the donor wafer.
  • the donor wafer may be separated from the product wafer.
  • the donor wafer may be lifted from lying on the product wafer.
  • surfaces of the product and donor wafers may optionally be processed to compensate for residual damage due to the separation process.
  • the product wafer can be provided as a final product that is used as input material for further processing, or it can be processed as a final product containing a plurality of processed dies or as a plurality of processed dies.
  • the donor wafer may be used to donate films to generate other product wafers.
  • FIG. 2 shows features of a method for forming a silicon layer on a silicon wafer using microwaves, according to various embodiments.
  • hydrogen ions and/or helium ions are implanted into a silicon donor wafer in proximity to a region that has modifiers or will have modifiers introduced later in processing. Ions of other light weight elements may be used as the implanted ions.
  • the region containing the modifiers is at a distance from a surface of the donor wafer.
  • the modifiers may include, but are not limited to, such elements as phosphorous, arsenic, boron, other elements that may be used as dopants, and combinations of such dopants.
  • a silicon product wafer is bonded together with the silicon donor wafer such that an oxide layer of the silicon product wafer bonds to the surface of the silicon donor wafer.
  • the process can be performed by bonding the product wafer to the donor wafer.
  • the process can be performed by bonding the donor wafer to the product wafer.
  • the product wafer and the donor wafer may be bonded together with the product wafer disposed on the donor wafer or with the donor wafer disposed on the product wafer.
  • the oxide layer may be formed as an oxide of silicon, which may be formed as a native silicon oxide. Alternatively, a dielectric layer other than an oxide layer may be used.
  • Such a dielectric layer may be formed as an insulating nitride layer, an insulating oxynitride layer, a high- ⁇ dielectric layer, a low- ⁇ dielectric layer, or combinations thereof.
  • the selection of dielectric layer to which the silicon donor wafer is bonded may depend on the application or applications to which the silicon product wafer may be used.
  • the oxide layer, or other dielectric layer, of the silicon product wafer comprises a top layer of a silicon product wafer that includes devices embedded in the bulk silicon of the silicon product wafer prior to bonding the silicon product wafer and the silicon donor wafer together.
  • a silicon product wafer without a surface oxide layer, or a surface dielectric layer can be bonded together with the donor wafer such that silicon to silicon direct bonding is attained without an interstitial material.
  • the modifiers are exposed to microwaves to disunite a bulk region of the silicon donor wafer separating the donor wafer from the product wafer and leaving a portion of the donor wafer bonded to the oxide surface of the product wafer.
  • the microwaves can be tuned to a frequency correlated to absorption by the modifiers.
  • the silicon donor wafer can be locally heated by the microwaves, at the region where the hydrogen ions and/or helium ions were implanted, such that bubbles at the hydrogen and/or helium grow to an extent resulting in the disunion.
  • the power level of the microwaves can be adjusted based on the application.
  • the microwaves may be tuned to a peak frequency ranging from 1.4 gigahertz to as high as 80 or 100 gigahertz.
  • a range from 2.4 to 8.5 gigahertz is used. In various embodiments, a range from 5.7 GHz to 6.0 GHz is used. In various embodiments, the microwaves are tuned to about 5.8 GHz.
  • the power imparted by the microwaves can be controlled to regulate the localization of the heating.
  • the exposure to microwaves may be conducted with the wafers at a general iso-thermal wafer temperature less than 350° C.
  • the iso-thermal wafer temperature may be considered a reference temperature of the wafer, which is not the local temperature in the region of interest, where the electromagnetic radiation is absorbed and energy is transferred.
  • Tuning the microwaves may include providing the microwaves at a power level that activates modifiers as dopants in the silicon donor wafer.
  • the power level of the microwaves can be controlled to regulate the temperature of the combination of the silicon product wafer and the silicon donor wafer such that activation of these dopants can be performed without processing the silicon product wafer / silicon donor structure at high temperatures conventionally associated with activating dopants.
  • Tuning of the microwaves can be correlated to adjusting the material composition of the silicon donor wafer by selection of the dopants used for disunion and the concentration of these dopants.
  • a concentration of a dopant in a silicon dopant wafer can range from about 10 13 cm ⁇ 3 to about 10 16 cm ⁇ 3 . Introducing these dopant-based changes to the region of the silicon donor wafer allows for preferential absorption from the tuning the frequency of the microwaves and for coupling energy from the microwave absorption to the region of implanted ions for disunion.
  • FIGS. 3-4 illustrate product wafers and donor wafers prior to bonding these wafers together in various embodiments as discussed, for example, with respect to FIGS. 1-2 .
  • FIG. 3 shows a product wafer 320 and a donor wafer 310 .
  • Product wafer 320 may optionally have a dielectric layer 324 as a top layer on a bulk region 322 , where the dielectric layer 324 can be bonded with donor wafer 310 .
  • product wafer 320 can optionally have devices and/or interconnections 323 - 1 . . . 323 -N formed in product wafer 320 before being bonded to donor wafer 310 .
  • Donor wafer 310 includes a region 316 in which ions are implanted.
  • Region 316 separates a bulk region 312 of donor wafer 310 from a layer 318 .
  • Layer 318 from donor wafer 310 will provide a relatively thin film layer to product wafer 320 at the conclusion of the process of forming a thin layer on and substantially across product wafer 320 .
  • FIG. 4 shows a configuration of a product wafer 340 and a donor wafer 330 prior to bonding.
  • Product wafer 340 can optionally have devices and/or interconnections 343 - 1 . . . 343 -N formed in product wafer 340 before being bonded to donor wafer 330 .
  • donor wafer 330 includes a dielectric layer 334 rather than configuring a dielectric layer on a product wafer as an embodiment as shown in FIG. 3 .
  • Dielectric layer 334 is separated from a region 336 , in which ions are implanted, by layer 338 .
  • Region 336 separates the combination of layer 338 and dielectric layer 334 from bulk region 332 .
  • Donor wafer 330 will be bonded to product wafer 340 with the bonding of dielectric layer 334 to product wafer 340 .
  • both product wafer 340 and donor wafer 330 can each include a dielectric layer at which product wafer 340 and donor wafer 330 are bonded together.
  • Such dielectric layers can be composed of the same elemental composition or the dielectric layers can be formed of dielectric compositions having different elements.
  • FIGS. 5-6 illustrate product wafers and donor wafers bonded together with electromagnetic radiation applied to the combination in various embodiments as discussed, for example, with respect to FIGS. 1-2 .
  • FIG. 5 shows product wafer 320 and donor wafer 310 of FIG. 3 bonded together with electromagnetic radiation 315 applied.
  • FIG. 6 shows product wafer 340 and donor wafer 330 of FIG. 4 bonded together with electromagnetic radiation 335 applied.
  • FIGS. 5 and 6 show electromagnetic radiation 315 and 335 , respectively, applied at a surface of the donor wafer opposite the surface of donor wafers 310 and 330 that bond to product wafers 320 and 340 , respectively.
  • the radiation may be applied by focusing the radiation in the vicinity of layer 316 around the combined structure or at the surface of product wafers 320 and 340 opposite the surface of product wafers 320 and 340 that bond to donor wafers 310 and 330 , respectively, depending on the structure in the bulk of product wafers 320 and 340 .
  • FIGS. 7-8 illustrate product wafers and donor wafers after disuniting these wafers bonded together in various embodiments as discussed, for example, with respect to FIGS. 1-2 .
  • FIG. 7 shows donor wafer 311 lifted from product wafer 321 after these wafers are disunited from being bonded together as shown in FIG. 5 .
  • Donor wafer 311 is donor wafer 310 modified by the process of donating a layer to product wafer 320 .
  • Donor wafer 311 is now available to donate another film onto another product wafer.
  • product wafer 321 is product wafer 320 modified by the process of acquiring a layer from donor wafer 310 .
  • Product wafer 321 is now available as a final product wafer or for further processing, which may include generating a number of processed dies.
  • FIG. 8 shows donor wafer 331 lifted from product wafer 341 after these wafers are disunited from being bonded together as shown in FIG. 6 .
  • Donor wafer 331 is donor wafer 330 modified by the process of donating a layer to product wafer 340 .
  • Donor wafer 331 is now available to donate another film onto another product wafer.
  • product wafer 341 is product wafer 340 modified by the process of acquiring a layer from donor wafer 330 .
  • Product wafer 341 is now available as a final product wafer or for further processing, which may include generating a number of processed dies.
  • FIG. 9 shows features of a method for strengthening the bonding of a semiconductor layer to a wafer, according to various embodiments.
  • modifiers are provided to an interface region of a product wafer having a semiconductor layer bonded onto a bulk region of the product wafer, where the interface region is disposed between the bonded semiconductor layer and the bulk region a product wafer.
  • Various processes may have been used to construct the product wafer having the semiconductor layer bonded on the bulk region of the product wafer.
  • such a product wafer configuration can be constructed from generating the semiconductor layer from a donor wafer.
  • the donation process of the semiconductor layer can include bonding the donor wafer to the product wafer at a surface of the donor wafer, implanting ions into a region of the donor wafer at a distance from the surface, and imparting energy to the material implanted as ions to disunite the donor wafer from the product wafer with the semiconductor layer remaining bonded to the product wafer.
  • the imparted energy at the material implanted as ions to disunite the bonded product and donor wafers can be provided by heating the bonded combination of wafers.
  • the imparted energy to disunite the bonded product and donor wafers at the region of ion implantation can also be provided from applying a force at the implanted ions to cause a fracture across the combination in a direction substantially parallel with the bonded surfaces of the wafers.
  • the imparted energy at the region of ion implantation to disunite the bonded product and donor wafers can be provided by irradiating modifiers with electromagnetic radiation in proximity of the material implanted as ions, in accordance with various embodiments, for example, as discussed with respect to FIGS. 1-8 .
  • Energy can be coupled from irradiation of the modifiers to the region of ion implantation. With the irradiation provided by electromagnetic radiation tuned to a frequency and power correlated with properties of the modifiers in the material matrix of the donor wafer, the energy imparted by the electromagnetic radiation provides for localized heating at the region of ion implantation.
  • the modifiers may be formed in the donor wafer prior to bonding to the product wafer.
  • the modifiers may be formed after bonding the donor wafer and the product wafer together, either before or after disuniting the donor wafer from the product wafer.
  • the modifiers used to facilitate strengthening of the bonding of the semiconductor layer to the product wafer can be of the same composition of elements that is used to disunite the donor wafer, which donates the semiconductor layer, from the product wafer to which the donated semiconductor layer is bonded.
  • the modifiers used to facilitate strengthening of the bonding of the semiconductor layer to the product wafer can be of a different composition of elements that is used to disunite a donor wafer from the product wafer to which the donated semiconductor layer is bonded.
  • the selection of modifiers and concentrations of the modifiers can depend on the material composition of the bonded semiconductor layer and the material composition of the bulk region of the product wafer.
  • the selection of modifiers and concentrations of the modifiers may also depend on the material composition of a dielectric region that may be disposed between the bulk region and the bonded semiconductor layer in various embodiments.
  • the bonding of the semiconductor layer to the bulk region of the product wafer is strengthened by irradiating the interface region with electromagnetic radiation.
  • the electromagnetic radiation can be tuned to a frequency correlated to absorption by the modifiers.
  • the power level of the electromagnetic radiation can be adjusted based on the application to couple energy to the interface region.
  • the selection of the frequency and power level can be correlated to the selection of modifiers and their concentrations with respect to the material composition of the bonded semiconductor layer and the material composition of the bulk region of the product wafer.
  • the selection of the frequency and power level may also be correlated to the material composition of a dielectric region that may be disposed between the bulk region and the bonded semiconductor layer in various embodiments.
  • FIG. 10 shows features of a method for strengthening the bonding of a silicon layer to a silicon wafer, according to various embodiments.
  • an interface region in a silicon product wafer, having a silicon layer bonded onto the silicon product wafer is provided with modifiers, where the interface region is disposed in the product silicon wafer between a bulk silicon region and the bonded silicon layer.
  • the silicon layer may be formed from a silicon donor wafer by bonding the silicon donor wafer to the silicon product wafer at a surface of the silicon donor wafer, implanting hydrogen and/or helium ions into a region of the silicon donor wafer at a distance from the surface, and imparting energy to the implanted hydrogen and/or helium to disunite the silicon donor wafer from the product wafer with the silicon layer bonded to the silicon product wafer.
  • the hydrogen and/or helium ions can be implanted into the silicon donor wafer before bonding together with the silicon product wafer.
  • an oxide layer, to which the bonded silicon layer is attached is disposed on the bulk silicon region of the silicon product wafer with the oxide layer contacting the interface region.
  • the silicon product wafer optionally can include devices constructed therein prior to forming the bonded silicon layer.
  • the imparted energy to disunite the silicon donor wafer from the product silicon wafer with the silicon layer bonded to the product wafer can be generated by irradiating modifiers within the donor wafer with microwaves. Absorption of the microwaves couples energy to the region of ion implantation to disunite the wafers. Activation energy in the doped region can be provided in such a manner that is equivalent to heating the bulk structure to 500° C. or greater to disunite the wafers.
  • the modifiers in the interface region can include such elements as phosphorous, arsenic, boron, other elements that may be used as dopants in silicon, and combinations of such dopants.
  • the concentration of a dopant in the interface region can range from about 10 13 cm ⁇ 3 to about 10 16 cm ⁇ 3 . Other concentrations of dopants can be used depending on the desired doping profile for the completed product wafer.
  • the bonding of the silicon layer to the silicon product wafer is strengthened by irradiating the interface region with microwaves.
  • the microwaves can be tuned to a frequency correlated to absorption by the modifiers in the interface region.
  • the power level of the microwaves can be adjusted based on the application to couple energy to the interface region.
  • the frequency and power of the microwave energy can be tuned in correlation with the elemental composition of modifiers in the silicon product wafer and with the concentrations of such modifiers.
  • the interface region can be irradiated with microwaves at a power level to activate modifiers as dopants in the silicon matrix.
  • the energy coupled by the microwaves can be targeted to an activation energy equivalent to 800° C. or greater bulk temperature to strengthen silicon to oxide bonding.
  • the energy coupled by the microwaves can be targeted to an activation energy equivalent to 1000° C. or greater bulk temperature to strengthen direct silicon to silicon bonding. Coupling by microwaves provides bonding strengthening energy without the subjecting devices in the product silicon wafer to these equivalent temperatures.
  • the interface region in the silicon structure can be exposed to microwaves having a peak frequency in the range from 5.7 GHz to 6.0 GHz.
  • FIGS. 11-12 illustrates product wafers having a semiconductor layer bonded thereon being subjected to electromagnetic radiation to strengthen the bonding of the semiconductor layer to the product wafer, according to various embodiments.
  • FIG. 11 shows a product wafer 620 having a semiconductor layer 618 bonded on bulk region 622 of product wafer 620 .
  • Product wafer 620 also includes a dielectric region 624 to which semiconductor layer 618 is bonded.
  • An interface region 625 having modifiers, which can be selected as dopants for the material of semiconductor layer 618 is disposed as part of semiconductor layer 618 .
  • modifiers can be disposed in interface region 625 as part of dielectric region 624 .
  • product wafer 620 can optionally have devices and/or interconnections 623 - 1 . . . 623 -N formed in bulk region 622 of product wafer 620 .
  • Such a product wafer, as illustrated in FIG. 11 may be fabricated according to various embodiments as discussed, for example, with respect to FIGS. 1-10 .
  • Electromagnetic radiation 615 can be directed to product wafer 620 , where electromagnetic radiation 615 can be tuned to a frequency correlated to absorption by modifiers in interface region 625 . The power level of electromagnetic radiation 615 can be adjusted based on the application.
  • FIG. 12 shows a product wafer 640 having a semiconductor layer 638 bonded on bulk region 642 of product wafer 640 .
  • product wafer 640 does not include a dielectric region to which semiconductor layer 638 is bonded.
  • An interface region 645 having modifiers, which can be selected as dopants for the material of semiconductor layer 638 is disposed as part of semiconductor layer 638 .
  • modifiers can be disposed in interface region 645 of bulk region 642 to which semiconductor layer 638 is bonded.
  • product wafer 640 can optionally have devices and/or interconnections 643 - 1 . . . 643 -N formed in bulk region 642 of product wafer 640 .
  • Electromagnetic radiation 635 can be directed to product wafer 640 , where electromagnetic radiation 635 can be tuned to a frequency correlated to absorption by modifiers in interface region 645 .
  • the power level of the electromagnetic radiation 635 can be adjusted based on the application.
  • FIG. 13 illustrates a finished wafer 700 , according to various embodiments.
  • Wafer 700 can be provided as a semiconductor on insulator wafer in which a plurality of dies 705 can be fabricated.
  • wafer 700 can be provided as a semiconductor on insulator wafer in which the plurality of dies 705 structures that have been processed to provide electronic functionality and are awaiting singulation from wafer 700 and packaging.
  • Wafer 700 can be fabricated in accordance with embodiments related to FIGS. 1-12 .
  • Each die 705 may include devices and or interconnections in the bulk of wafer 700 with other devices to be formed in a semiconductor layer bonded to the bulk of wafer 700 .
  • dies 705 can be further processed to include functional circuitry such that each die 705 is fabricated as an integrated circuit with the same functionality and packaged structure as the other die on wafer 700 .
  • various sets of die 705 can be processed to include functional circuitry such that not all of the dies 705 are fabricated as an integrated circuit with the same functionality and packaged structure as the other dies on wafer 700 .
  • a packaged die having circuits integrated thereon providing electronic capabilities is herein referred to as an integrated circuit (IC). Performance of such semiconductor based electronic devices can be improved through the enhancement of fabrication processes for semiconductor on insulator structures in accordance with various embodiments as described herein.
  • FIG. 14 shows a block diagram of a system 800 that includes one or more ICs structured with a semiconductor layer bonded to a bulk region of a substrate, according to various embodiments.
  • the semiconductor layer and/or the bulk region of the substrate contain devices and interconnections that form the circuitry for an IC.
  • the substrate and semiconductor layer can be provided from a wafer according to various embodiments discussed herein.
  • System 800 includes a controller 802 and a memory 803 .
  • system 800 also includes an electronic apparatus 807 and peripheral devices 809 .
  • controller 802 , memory 803 , electronic apparatus 807 , and peripheral devices 809 can be in the form of one or more ICs.
  • a bus 806 provides electrical conductivity between and/or among various components of system 800 .
  • bus 806 includes an address bus, a data bus, and a control bus, each independently configured.
  • bus 806 uses common conductive lines for providing one or more of address, data, or control, the use of which is regulated by controller 802 .
  • Controller 802 can be in the form or one or more processors.
  • Electronic apparatus 807 may include additional memory.
  • Memory in system 800 may be constructed as one or more types of memory such as, but not limited to, dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), synchronous graphics random access memory (SGRAM), double data rate dynamic ram (DDR), double data rate SDRAM, and magnetic based memory.
  • DRAM dynamic random access memory
  • SRAM static random access memory
  • SDRAM synchronous dynamic random access memory
  • SGRAM synchronous graphics random access memory
  • DDR double data rate dynamic ram
  • SDRAM double data rate SDRAM
  • magnetic based memory magnetic based memory
  • Peripheral devices 809 may include displays, imaging devices, printing devices, wireless devices, additional storage memory, and control devices that may operate in conjunction with controller 802 .
  • system 800 includes, but is not limited to, fiber optic systems or devices, electro-optic systems or devices, optical systems or devices, imaging systems or devices, and information handling systems or devices such as wireless systems or devices, telecommunication systems or devices, and computers.

Abstract

Electronic apparatus, systems, and methods include a semiconductor layer bonded to a bulk region of a wafer or a substrate, in which the semiconductor layer can be bonded to the bulk region using electromagnetic radiation. Additional apparatus, systems, and methods are disclosed.

Description

    PRIORITY APPLICATIONS
  • This is a divisional of U.S. application Ser. No. 13/088,863, filed Apr. 18, 2011 that is a divisional of U.S. application Ser. No. 12/365,734, filed Feb. 4, 2009, now issued as U.S. Pat. No. 7,927,975, which are incorporated herein by reference in their entirety.
  • BACKGROUND
  • Power consumption during operation of a silicon microchip can be reduced using silicon on insulator (SOI) technology. The use of SOI technology can not only result in lower power consumption but also in an increased speed of operation of integrated circuits due to a reduction in stray capacitance. For SOI structures, thin layers of silicon on insulator can be fabricated using several well known techniques such as separation by implantation of oxygen (SIMOX), separation by plasma implantation of oxygen (SPIMOX), silicon on sapphire (SOS), bonded wafer processes on silicon, and silicon bonded on sapphire.
  • Bonded wafer processes on silicon involve technologies to bond monocrystalline silicon materials onto semiconductor wafers and oxidation processes to form the semiconductor on insulator. In these technologies, a portion of one or both of the bonded wafers is removed, typically, by polishing methods. Another process to remove large portions of a bonded wafer uses a “smart cut” technology. “Smart cut” technology generally refers to a process in which a material is implanted into a silicon substrate to a particular depth and ultimately utilized to crack the substrate.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows features of a method for forming a film on a wafer using electromagnetic radiation, according to various embodiments of the invention.
  • FIG. 2 shows features of a method for forming a silicon layer on a silicon wafer using microwaves, according to various embodiments of the invention.
  • FIGS. 3-4 illustrate product wafers and donor wafers prior to bonding these wafers together as discussed, for example, with respect to FIGS. 1-2, according to various embodiments of the invention.
  • FIGS. 5-6 illustrate product wafers and donor wafers bonded together with electromagnetic radiation applied to the combination as discussed, for example, with respect to FIGS. 1-2, according to various embodiments of the invention.
  • FIGS. 7-8 illustrate product wafers and donor wafers after disuniting these wafers bonded together as discussed, for example, with respect to FIGS. 1-2, according to various embodiments of the invention
  • FIG. 9 shows features of a method for strengthening the bonding of a semiconductor layer to a wafer, according to various embodiments of the invention.
  • FIG. 10 shows features of a method for strengthening the bonding of a silicon layer to a silicon wafer, according to various embodiments of the invention.
  • FIGS. 11-12 illustrate product wafers having a semiconductor layer bonded thereon being subjected to electromagnetic radiation to strengthen the bonding of the semiconductor layer to the product wafer, according to various embodiments of the invention.
  • FIG. 13 illustrates a finished wafer 700, according to various embodiments of the invention.
  • FIG. 14 shows a block diagram of various features of an electronic system, according to various embodiments of the invention.
  • DETAILED DESCRIPTION
  • The following detailed description refers to the accompanying drawings that show, by way of illustration, various embodiments of the invention. These embodiments are described in sufficient detail to enable those skilled in the art to practice these and other embodiments. Other embodiments may be utilized, and structural, logical, and electrical changes may be made to these embodiments. The various embodiments are not necessarily mutually exclusive, as some embodiments can be combined with one or more other embodiments to form new embodiments. The following detailed description is, therefore, not to be taken in a limiting sense.
  • In various embodiments, a fabrication process includes bonding two wafers together and then disuniting the two wafers leaving a portion of one wafer bonded to the other wafer, where exposure to electromagnetic radiation is used to facilitate the separation. By the disunite of two entities A and B that are bonded together, it is meant that the entities A and B are no longer bonded at the region of disunion, that is, covalent bonds are broken in the lattice of A and B that are bonded together. Disuniting may also be referred to as debonding. After disuniting, weak attractive forces between the two debonded entities may or may not still be in effect. The portion of the one wafer that remains bonded with the other wafer can be a semiconductor layer or a combination of a semiconductor layer on a dielectric layer. Exposure to electromagnetic radiation can include tuning the electromagnetic radiation to a frequency based on modifiers in the wafers. The electromagnetic radiation can also be tuned to a power level based on the modifiers in the wafers.
  • A modifier in a material structure, such as a wafer, is a material in the material structure whose composition is different from material that forms the bulk of the material structure. For example, a modifier in a germanium wafer can be an element that is different from germanium and is not part of the lattice of the germanium wafer. A modifier in a material structure, such as a wafer, can be an impurity of the material structure such that the modifier is an atomic species that is different from the bulk material of the material structure. In various embodiments, a modifier can be material introduced into the material structure to be used as a dopant. A dopant, herein, is a material different from the bulk material in a material structure, where the dopant, once activated, provides an enhancement to a characteristic of the bulk material. For example, a dopant can provide an increase in carrier concentration in a semiconductor material matrix. In various embodiments, a modifier can be an activated dopant.
  • In various embodiments, a fabrication process includes exposing a wafer to electromagnetic radiation to activate modifiers as dopants in the wafer, where the wafer includes a portion of material donated from another wafer. Activation of a dopant comprises transferring the dopant from an interstitial position in a material structure into a lattice site of the material structure. The portion of material donated from another wafer can be a semiconductor layer or a combination of a semiconductor layer on a dielectric layer.
  • Exposure to electromagnetic radiation can include tuning the electromagnetic radiation to a frequency based on the dopants in the wafer. The electromagnetic radiation can also be tuned to a power level based on the dopants in the wafers.
  • FIG. 1 shows features of a method for forming a film on a wafer using electromagnetic radiation, according to various embodiments. At 110, ions are introduced into a donor wafer in proximity to a region of the donor wafer. The region includes or will include modifiers that are of material or materials that are different from bulk material of the donor wafer. The region is at a distance from a surface of the donor wafer. The term “donor wafer” indicates at least of portion of the wafer is to be used by another entity, such as another wafer or a substrate with devices formed therein. In various embodiments, a semiconductor wafer can be used as a donor wafer. The semiconductor wafer can be realized as an essentially monocrystalline wafer. Depending on the application, the donor wafer can be in the form of a semiconductor wafer that is substantially polycrystalline or amorphous, where the semiconductor wafer includes a semiconductor material that is single crystalline and is arranged as a top layer across the semiconductor wafer. Alternatively, the donor wafer may be constructed as a substantially non-semiconductor wafer that includes a semiconductor layer, which may be configured as a single crystal that is arranged as a top layer across the non-semiconductor wafer.
  • At 120, a product wafer and the donor wafer are bonded together at the surfaces of the donor wafer and the product wafer. The term “product wafer” indicates that the wafer or at least of portion of the wafer is to be used as or in a final product. A completed product wafer may be provided as a wafer arranged with a plurality of segments, where each segment includes circuitry to perform electronic tasks. Each segment can be in the form of an individual die. Additionally, individual segments can be from a completed wafer and can be packaged as integrated circuits (ICs) for use in electronic apparatus.
  • The product wafer and the donor wafer can be bonded together using a number of individual processes or combinations of processes. The process can be conducted by bonding the product wafer to the donor wafer. The process can be conducted by bonding the donor wafer to the product wafer. The product wafer and the donor wafer may be bonded together with the product wafer disposed on the donor wafer or with the donor wafer disposed on the product wafer. The product wafer may have undergone some processing before bonding to the donor wafer. The processing can include various types of processing. The product wafer can contain devices and/or interconnections formed within the product wafer prior to bonding to the donor wafer. Alternatively, the product wafer can be bonded to the donor wafer without forming devices and/or interconnections within the product wafer prior to bonding to the donor wafer. Additionally, the donor wafer may have undergone some processing before bonding with the product wafer. The processing can include various types of processing. The donor wafer can contain devices and/or interconnections formed within the donor wafer prior to bonding with the product wafer, where the devices and/or interconnections are in a region of the donor wafer that is to be donated as material to the product wafer. Alternatively, the donor wafer can be bonded with the product wafer without forming devices and/or interconnections within the donor wafer prior to bonding with the product wafer.
  • In various embodiments, the product wafer can include a dielectric layer disposed across the surface of the product wafer such that the product wafer and the donor wafer are bonded together at the dielectric layer. The dielectric layer of the product wafer, at which the donor wafer contacts the product layer during bonding, may be realized in various forms. For example, the dielectric layer may be formed as an oxide layer, a layer of native oxide of the underling product wafer, an insulating nitride layer, an insulating oxynitride layer, a high-κ dielectric layer, a low-κ dielectric layer, or combinations thereof. High-κ dielectric and low-κ dielectric are defined referenced to dielectric constants being above or below, respectively, the dielectric constant of silicon dioxide, which is approximately 3.9. The selection of dielectric material to which the donor wafer is bonded may depend on the application or applications to which the product wafer may be used. In various embodiments, the dielectric layer of the product wafer is a top layer of a product wafer, where the product wafer includes devices embedded in the product wafer below this dielectric top layer prior to bonding the product wafer and the donor wafer together.
  • In various embodiments, the donor wafer can include a dielectric layer disposed across the surface of the donor wafer such that the donor wafer and the product wafer are bonded together at the dielectric layer. The dielectric layer of the donor wafer at which the product wafer contacts the donor layer during bonding may be realized in various forms. For example, the dielectric layer may be formed as an oxide layer, a layer of native oxide of the underling product wafer, an insulating nitride layer, an insulating oxynitride layer, a high-κ dielectric layer, a low-κ dielectric layer, or combinations thereof. The selection of dielectric material to which the product wafer is bonded may depend on the application or applications to which the product wafer may be used.
  • With a dielectric material formed as a layer across a top surface of the donor wafer, ions introduced into the donor wafer are in proximity to a region of the donor wafer that is some distance from a bottom surface of the dielectric layer. The bottom surface of the dielectric layer is a surface that is opposite the top of the donor wafer, where the top and bottom surface of the dielectric layer are spaced apart by the thickness of the dielectric layer. In such embodiments, the donor wafer is used to donate material that includes a semiconductor layer and a dielectric layer with the dielectric layer disposed across a surface of the semiconductor layer. Optionally, the semiconductor layer of such a material combination may have undergone some type of processing before bonding. In various embodiments, such processing may include forming devices and/or interconnections.
  • At 130, the modifiers are irradiated with electromagnetic radiation to disunite a bulk region of the donor wafer from the product wafer with the product wafer bonded to a film from the donor wafer. The film from the donor wafer can be a semiconductor layer that is bonded to the product wafer. The film from the donor wafer can be a semiconductor layer that is bonded to a dielectric layer of the product wafer. The film from the donor wafer can be a combination of a semiconductor layer on a dielectric layer, where the dielectric layer of the combination is bonded to the product wafer.
  • Irradiating the modifiers can provide localized heating of the donor wafer such that bubbles grow at the material implanted as ions causing the disuniting of a bulk region of the donor wafer from the product wafer with the product wafer bonded to a film from the donor wafer. The electromagnetic radiation can be tuned to a frequency correlated to absorption by the modifiers. Tuning to a frequency includes generating the electromagnetic radiation with a peak frequency that is absorbed by the modifiers. The selection of the frequency of absorption by the modifiers may be correlated to the material in which the modifiers are disposed such that energy absorbed by the modifiers can be coupled to the material implanted as ions in the donor wafer. The power level of the electromagnetic radiation can be adjusted based on the application. The frequency and power level can be selected such that irradiation causes the bubbles to grow such as to coalesce across the bonded structure to provide the desired disunion. These bubbles can be viewed as voids or platelets.
  • Once the bulk region of the donor wafer is disunited from the product wafer, one of the two wafers can be separated from the other depending on the relative position of the wafers during processing, even though the film from the donor wafer remains bonded to the product wafer. The separation can be performed by a lifting process. The lifting of one wafer from the other may be accomplished using a vacuum or other controllable device essentially without exerting any substantial energy or force at the location at which the debonded wafers contact each other.
  • With the electromagnetic radiation provided at a frequency correlated to absorption by the modifiers, the combination of donor wafer and product wafer can be irradiated with electromagnetic radiation such that absorption of energy can be controlled. The electromagnetic radiation can be applied such that excitation of material is localized at or near the region in which the ions are implanted. At appropriate frequencies, absorption can be substantially directed to the modifiers that are at or sufficiently near the region of ion implantation in the donor wafer such that energy absorbed by the modifiers couples into the region of ion implantation. Coupling the energy into the region of ion implantation allows for localized heating of the donor wafer.
  • Conventional processing of films from donor wafers using material implanted as ions typically are performed at iso-thermal temperatures ranging from 500° C. to 800° C. or higher. In various embodiments, the combination of product wafer and donor wafer may be heated to iso-thermal temperatures less than or about equal to 350° C., depending on the materials used in the process. The localized heating allows for lower processing temperatures than is conventionally used in similar processes. Further, tuning the irradiated electromagnetic radiation allows for the control of the amount of energy that is imparted as to maintain the localized heating at the desired regions of heating. In tuning to a selected frequency and power level, the concentration of the modifiers to be used for the disunion can be taken into account in the overall selection of frequency and power for the disunion process for a particular material composition of the donor wafer.
  • Tuning the electromagnetic radiation may include generating the electromagnetic radiation at a power level that activates the irradiated modifiers as dopants in the donor wafer. Activation of a dopant comprises transferring the dopant from an interstitial position in a material structure into a lattice site of the material structure. Activating the dopants in the regions near the material implanted as ions, using the exposure to the electromagnetic radiation that provides the coupling of energy for disunion, allows for the activation of these dopants without processing the wafer structure that high temperatures conventionally associated with activating dopants. The radiation can also heal lattice damage from implantation.
  • Irradiation of the dopants with electromagnetic radiation may include limiting exposure of the electromagnetic radiation to the donor wafer. The electromagnetic radiation exposure can be provided by directing the electromagnetic radiation to the surface of the donor wafer that is opposite to the surface of the donor wafer at which the donor wafer is bonded to the product wafer. The electromagnetic radiation exposure can also be provided by directing the electromagnetic radiation to a side of the donor wafer that is at angle to the surface of the donor wafer that is bonded to the product wafer.
  • Tuning the electromagnetic radiation can be correlated to the basic composition of the donor wafer, the selection of the modifiers in the desired region of localized heating, the selection of the concentration of these modifiers, the mixture of the material implanted as ions and modifiers in the region, and other factors that impact localized absorption and coupling at the desired region. Such factors provide characteristic features to the donor wafer such that energy from exposure to electromagnetic radiation is preferentially coupled to the desired region. The frequency selected may be based on frequencies that are not substantially absorbed by the basic composition of the donor wafer but are significantly absorbed by the modifiers and/or mixture of modifiers and material implanted as ions for the disunion process. In various embodiments, the amount of absorption by the basic composition of the donor wafer and the amount of absorption by the modifiers and/or mixture of modifiers and material implanted as ions may be based on various factors including, but not limited to, the spatial amount of localized heating desired and the amount of heating of the combination of product and donor wafer that is acceptable for a particular application.
  • Coupling energy, provided from exposing the modifiers to electromagnetic energy, to the region of implanted ions allows bubbles to grow at the implanted ions. With the bubbles growing such that the bubbles coalesce across the donor wafer, a bulk region of the donor wafer disunites from the product wafer with a film of the donor wafer remaining bonded to the product wafer. With the product wafer, having the bonded film from the donor wafer, disunited from the donor wafer, the product wafer can be separated from the donor wafer. For example, the product wafer may be lifted from lying on the donor wafer. Alternatively, with the product wafer, having the bonded film from the donor wafer, disunited from the donor wafer, the donor wafer may be separated from the product wafer. For example, the donor wafer may be lifted from lying on the product wafer.
  • After separating the donor wafer and product wafer, surfaces of the product and donor wafers may optionally be processed to compensate for residual damage due to the separation process. After separating the donor wafer and product wafer, the product wafer can be provided as a final product that is used as input material for further processing, or it can be processed as a final product containing a plurality of processed dies or as a plurality of processed dies. After separating the donor wafer and product wafer, the donor wafer may be used to donate films to generate other product wafers.
  • FIG. 2 shows features of a method for forming a silicon layer on a silicon wafer using microwaves, according to various embodiments. At 210, hydrogen ions and/or helium ions are implanted into a silicon donor wafer in proximity to a region that has modifiers or will have modifiers introduced later in processing. Ions of other light weight elements may be used as the implanted ions. The region containing the modifiers is at a distance from a surface of the donor wafer. The modifiers may include, but are not limited to, such elements as phosphorous, arsenic, boron, other elements that may be used as dopants, and combinations of such dopants.
  • At 220, a silicon product wafer is bonded together with the silicon donor wafer such that an oxide layer of the silicon product wafer bonds to the surface of the silicon donor wafer. The process can be performed by bonding the product wafer to the donor wafer. The process can be performed by bonding the donor wafer to the product wafer. The product wafer and the donor wafer may be bonded together with the product wafer disposed on the donor wafer or with the donor wafer disposed on the product wafer. The oxide layer may be formed as an oxide of silicon, which may be formed as a native silicon oxide. Alternatively, a dielectric layer other than an oxide layer may be used. Such a dielectric layer may be formed as an insulating nitride layer, an insulating oxynitride layer, a high-κ dielectric layer, a low-κ dielectric layer, or combinations thereof. The selection of dielectric layer to which the silicon donor wafer is bonded may depend on the application or applications to which the silicon product wafer may be used. In various embodiments, the oxide layer, or other dielectric layer, of the silicon product wafer comprises a top layer of a silicon product wafer that includes devices embedded in the bulk silicon of the silicon product wafer prior to bonding the silicon product wafer and the silicon donor wafer together. Alternatively, a silicon product wafer without a surface oxide layer, or a surface dielectric layer, can be bonded together with the donor wafer such that silicon to silicon direct bonding is attained without an interstitial material.
  • At 230, the modifiers are exposed to microwaves to disunite a bulk region of the silicon donor wafer separating the donor wafer from the product wafer and leaving a portion of the donor wafer bonded to the oxide surface of the product wafer. The microwaves can be tuned to a frequency correlated to absorption by the modifiers. In this manner, the silicon donor wafer can be locally heated by the microwaves, at the region where the hydrogen ions and/or helium ions were implanted, such that bubbles at the hydrogen and/or helium grow to an extent resulting in the disunion. The power level of the microwaves can be adjusted based on the application. The microwaves may be tuned to a peak frequency ranging from 1.4 gigahertz to as high as 80 or 100 gigahertz. In various embodiments, a range from 2.4 to 8.5 gigahertz is used. In various embodiments, a range from 5.7 GHz to 6.0 GHz is used. In various embodiments, the microwaves are tuned to about 5.8 GHz. The power imparted by the microwaves can be controlled to regulate the localization of the heating. The exposure to microwaves may be conducted with the wafers at a general iso-thermal wafer temperature less than 350° C. The iso-thermal wafer temperature may be considered a reference temperature of the wafer, which is not the local temperature in the region of interest, where the electromagnetic radiation is absorbed and energy is transferred.
  • Tuning the microwaves may include providing the microwaves at a power level that activates modifiers as dopants in the silicon donor wafer. The power level of the microwaves can be controlled to regulate the temperature of the combination of the silicon product wafer and the silicon donor wafer such that activation of these dopants can be performed without processing the silicon product wafer / silicon donor structure at high temperatures conventionally associated with activating dopants. Tuning of the microwaves can be correlated to adjusting the material composition of the silicon donor wafer by selection of the dopants used for disunion and the concentration of these dopants. For example, a concentration of a dopant in a silicon dopant wafer can range from about 1013 cm−3 to about 1016 cm−3. Introducing these dopant-based changes to the region of the silicon donor wafer allows for preferential absorption from the tuning the frequency of the microwaves and for coupling energy from the microwave absorption to the region of implanted ions for disunion.
  • FIGS. 3-4 illustrate product wafers and donor wafers prior to bonding these wafers together in various embodiments as discussed, for example, with respect to FIGS. 1-2. FIG. 3 shows a product wafer 320 and a donor wafer 310. Product wafer 320 may optionally have a dielectric layer 324 as a top layer on a bulk region 322, where the dielectric layer 324 can be bonded with donor wafer 310. Additionally, product wafer 320 can optionally have devices and/or interconnections 323-1 . . . 323-N formed in product wafer 320 before being bonded to donor wafer 310. Donor wafer 310 includes a region 316 in which ions are implanted. Region 316 separates a bulk region 312 of donor wafer 310 from a layer 318. Layer 318 from donor wafer 310 will provide a relatively thin film layer to product wafer 320 at the conclusion of the process of forming a thin layer on and substantially across product wafer 320.
  • FIG. 4 shows a configuration of a product wafer 340 and a donor wafer 330 prior to bonding. Product wafer 340 can optionally have devices and/or interconnections 343-1 . . . 343-N formed in product wafer 340 before being bonded to donor wafer 330. In this configuration, donor wafer 330 includes a dielectric layer 334 rather than configuring a dielectric layer on a product wafer as an embodiment as shown in FIG. 3. Dielectric layer 334 is separated from a region 336, in which ions are implanted, by layer 338. Region 336 separates the combination of layer 338 and dielectric layer 334 from bulk region 332. Donor wafer 330 will be bonded to product wafer 340 with the bonding of dielectric layer 334 to product wafer 340. Alternatively, both product wafer 340 and donor wafer 330 can each include a dielectric layer at which product wafer 340 and donor wafer 330 are bonded together. Such dielectric layers can be composed of the same elemental composition or the dielectric layers can be formed of dielectric compositions having different elements.
  • FIGS. 5-6 illustrate product wafers and donor wafers bonded together with electromagnetic radiation applied to the combination in various embodiments as discussed, for example, with respect to FIGS. 1-2. FIG. 5 shows product wafer 320 and donor wafer 310 of FIG. 3 bonded together with electromagnetic radiation 315 applied. FIG. 6 shows product wafer 340 and donor wafer 330 of FIG. 4 bonded together with electromagnetic radiation 335 applied. FIGS. 5 and 6 show electromagnetic radiation 315 and 335, respectively, applied at a surface of the donor wafer opposite the surface of donor wafers 310 and 330 that bond to product wafers 320 and 340, respectively. Alternatively, the radiation may be applied by focusing the radiation in the vicinity of layer 316 around the combined structure or at the surface of product wafers 320 and 340 opposite the surface of product wafers 320 and 340 that bond to donor wafers 310 and 330, respectively, depending on the structure in the bulk of product wafers 320 and 340.
  • FIGS. 7-8 illustrate product wafers and donor wafers after disuniting these wafers bonded together in various embodiments as discussed, for example, with respect to FIGS. 1-2. FIG. 7 shows donor wafer 311 lifted from product wafer 321 after these wafers are disunited from being bonded together as shown in FIG. 5. Donor wafer 311 is donor wafer 310 modified by the process of donating a layer to product wafer 320. Donor wafer 311 is now available to donate another film onto another product wafer. Similarly, product wafer 321 is product wafer 320 modified by the process of acquiring a layer from donor wafer 310. Product wafer 321 is now available as a final product wafer or for further processing, which may include generating a number of processed dies.
  • FIG. 8 shows donor wafer 331 lifted from product wafer 341 after these wafers are disunited from being bonded together as shown in FIG. 6. Donor wafer 331 is donor wafer 330 modified by the process of donating a layer to product wafer 340. Donor wafer 331 is now available to donate another film onto another product wafer. Similarly, product wafer 341 is product wafer 340 modified by the process of acquiring a layer from donor wafer 330. Product wafer 341 is now available as a final product wafer or for further processing, which may include generating a number of processed dies.
  • FIG. 9 shows features of a method for strengthening the bonding of a semiconductor layer to a wafer, according to various embodiments. At 410, modifiers are provided to an interface region of a product wafer having a semiconductor layer bonded onto a bulk region of the product wafer, where the interface region is disposed between the bonded semiconductor layer and the bulk region a product wafer. Various processes may have been used to construct the product wafer having the semiconductor layer bonded on the bulk region of the product wafer.
  • For example, such a product wafer configuration can be constructed from generating the semiconductor layer from a donor wafer. The donation process of the semiconductor layer can include bonding the donor wafer to the product wafer at a surface of the donor wafer, implanting ions into a region of the donor wafer at a distance from the surface, and imparting energy to the material implanted as ions to disunite the donor wafer from the product wafer with the semiconductor layer remaining bonded to the product wafer. The imparted energy at the material implanted as ions to disunite the bonded product and donor wafers can be provided by heating the bonded combination of wafers. The imparted energy to disunite the bonded product and donor wafers at the region of ion implantation can also be provided from applying a force at the implanted ions to cause a fracture across the combination in a direction substantially parallel with the bonded surfaces of the wafers. The imparted energy at the region of ion implantation to disunite the bonded product and donor wafers can be provided by irradiating modifiers with electromagnetic radiation in proximity of the material implanted as ions, in accordance with various embodiments, for example, as discussed with respect to FIGS. 1-8. Energy can be coupled from irradiation of the modifiers to the region of ion implantation. With the irradiation provided by electromagnetic radiation tuned to a frequency and power correlated with properties of the modifiers in the material matrix of the donor wafer, the energy imparted by the electromagnetic radiation provides for localized heating at the region of ion implantation.
  • In various embodiments in which a bonded semiconductor layer is generated from a donor wafer, the modifiers may be formed in the donor wafer prior to bonding to the product wafer. Alternatively, the modifiers may be formed after bonding the donor wafer and the product wafer together, either before or after disuniting the donor wafer from the product wafer. The modifiers used to facilitate strengthening of the bonding of the semiconductor layer to the product wafer can be of the same composition of elements that is used to disunite the donor wafer, which donates the semiconductor layer, from the product wafer to which the donated semiconductor layer is bonded. Alternatively, the modifiers used to facilitate strengthening of the bonding of the semiconductor layer to the product wafer can be of a different composition of elements that is used to disunite a donor wafer from the product wafer to which the donated semiconductor layer is bonded. The selection of modifiers and concentrations of the modifiers can depend on the material composition of the bonded semiconductor layer and the material composition of the bulk region of the product wafer. The selection of modifiers and concentrations of the modifiers may also depend on the material composition of a dielectric region that may be disposed between the bulk region and the bonded semiconductor layer in various embodiments.
  • At 420, the bonding of the semiconductor layer to the bulk region of the product wafer is strengthened by irradiating the interface region with electromagnetic radiation. The electromagnetic radiation can be tuned to a frequency correlated to absorption by the modifiers. The power level of the electromagnetic radiation can be adjusted based on the application to couple energy to the interface region. The selection of the frequency and power level can be correlated to the selection of modifiers and their concentrations with respect to the material composition of the bonded semiconductor layer and the material composition of the bulk region of the product wafer. The selection of the frequency and power level may also be correlated to the material composition of a dielectric region that may be disposed between the bulk region and the bonded semiconductor layer in various embodiments.
  • FIG. 10 shows features of a method for strengthening the bonding of a silicon layer to a silicon wafer, according to various embodiments. At 510, an interface region in a silicon product wafer, having a silicon layer bonded onto the silicon product wafer, is provided with modifiers, where the interface region is disposed in the product silicon wafer between a bulk silicon region and the bonded silicon layer. The silicon layer may be formed from a silicon donor wafer by bonding the silicon donor wafer to the silicon product wafer at a surface of the silicon donor wafer, implanting hydrogen and/or helium ions into a region of the silicon donor wafer at a distance from the surface, and imparting energy to the implanted hydrogen and/or helium to disunite the silicon donor wafer from the product wafer with the silicon layer bonded to the silicon product wafer. The hydrogen and/or helium ions can be implanted into the silicon donor wafer before bonding together with the silicon product wafer. In various embodiments, an oxide layer, to which the bonded silicon layer is attached, is disposed on the bulk silicon region of the silicon product wafer with the oxide layer contacting the interface region. Furthermore, the silicon product wafer optionally can include devices constructed therein prior to forming the bonded silicon layer. In various embodiments, the imparted energy to disunite the silicon donor wafer from the product silicon wafer with the silicon layer bonded to the product wafer can be generated by irradiating modifiers within the donor wafer with microwaves. Absorption of the microwaves couples energy to the region of ion implantation to disunite the wafers. Activation energy in the doped region can be provided in such a manner that is equivalent to heating the bulk structure to 500° C. or greater to disunite the wafers.
  • The modifiers in the interface region can include such elements as phosphorous, arsenic, boron, other elements that may be used as dopants in silicon, and combinations of such dopants. The concentration of a dopant in the interface region can range from about 1013 cm−3 to about 1016 cm−3. Other concentrations of dopants can be used depending on the desired doping profile for the completed product wafer.
  • At 520, the bonding of the silicon layer to the silicon product wafer is strengthened by irradiating the interface region with microwaves. The microwaves can be tuned to a frequency correlated to absorption by the modifiers in the interface region. The power level of the microwaves can be adjusted based on the application to couple energy to the interface region. The frequency and power of the microwave energy can be tuned in correlation with the elemental composition of modifiers in the silicon product wafer and with the concentrations of such modifiers. Additionally, the interface region can be irradiated with microwaves at a power level to activate modifiers as dopants in the silicon matrix. The energy coupled by the microwaves can be targeted to an activation energy equivalent to 800° C. or greater bulk temperature to strengthen silicon to oxide bonding. The energy coupled by the microwaves can be targeted to an activation energy equivalent to 1000° C. or greater bulk temperature to strengthen direct silicon to silicon bonding. Coupling by microwaves provides bonding strengthening energy without the subjecting devices in the product silicon wafer to these equivalent temperatures. The interface region in the silicon structure can be exposed to microwaves having a peak frequency in the range from 5.7 GHz to 6.0 GHz.
  • FIGS. 11-12 illustrates product wafers having a semiconductor layer bonded thereon being subjected to electromagnetic radiation to strengthen the bonding of the semiconductor layer to the product wafer, according to various embodiments. FIG. 11 shows a product wafer 620 having a semiconductor layer 618 bonded on bulk region 622 of product wafer 620. Product wafer 620 also includes a dielectric region 624 to which semiconductor layer 618 is bonded. An interface region 625 having modifiers, which can be selected as dopants for the material of semiconductor layer 618, is disposed as part of semiconductor layer 618. Alternatively, modifiers can be disposed in interface region 625 as part of dielectric region 624. Additionally, product wafer 620 can optionally have devices and/or interconnections 623-1 . . . 623-N formed in bulk region 622 of product wafer 620. Such a product wafer, as illustrated in FIG. 11, may be fabricated according to various embodiments as discussed, for example, with respect to FIGS. 1-10. Electromagnetic radiation 615 can be directed to product wafer 620, where electromagnetic radiation 615 can be tuned to a frequency correlated to absorption by modifiers in interface region 625. The power level of electromagnetic radiation 615 can be adjusted based on the application.
  • FIG. 12 shows a product wafer 640 having a semiconductor layer 638 bonded on bulk region 642 of product wafer 640. Unlike product wafer 620, product wafer 640 does not include a dielectric region to which semiconductor layer 638 is bonded. An interface region 645 having modifiers, which can be selected as dopants for the material of semiconductor layer 638, is disposed as part of semiconductor layer 638. Alternatively, modifiers can be disposed in interface region 645 of bulk region 642 to which semiconductor layer 638 is bonded. Additionally, product wafer 640 can optionally have devices and/or interconnections 643-1 . . . 643-N formed in bulk region 642 of product wafer 640. Such a product wafer, as illustrated in FIG. 6B, may be fabricated according to various embodiments as discussed, for example, with respect to FIGS. 1-10. Electromagnetic radiation 635 can be directed to product wafer 640, where electromagnetic radiation 635 can be tuned to a frequency correlated to absorption by modifiers in interface region 645. The power level of the electromagnetic radiation 635 can be adjusted based on the application.
  • FIG. 13 illustrates a finished wafer 700, according to various embodiments. Wafer 700 can be provided as a semiconductor on insulator wafer in which a plurality of dies 705 can be fabricated. Alternatively, wafer 700 can be provided as a semiconductor on insulator wafer in which the plurality of dies 705 structures that have been processed to provide electronic functionality and are awaiting singulation from wafer 700 and packaging. Wafer 700 can be fabricated in accordance with embodiments related to FIGS. 1-12.
  • Each die 705 may include devices and or interconnections in the bulk of wafer 700 with other devices to be formed in a semiconductor layer bonded to the bulk of wafer 700. Using various masking and processing techniques, dies 705 can be further processed to include functional circuitry such that each die 705 is fabricated as an integrated circuit with the same functionality and packaged structure as the other die on wafer 700. Alternatively, using various masking and processing techniques, various sets of die 705 can be processed to include functional circuitry such that not all of the dies 705 are fabricated as an integrated circuit with the same functionality and packaged structure as the other dies on wafer 700. A packaged die having circuits integrated thereon providing electronic capabilities is herein referred to as an integrated circuit (IC). Performance of such semiconductor based electronic devices can be improved through the enhancement of fabrication processes for semiconductor on insulator structures in accordance with various embodiments as described herein.
  • FIG. 14 shows a block diagram of a system 800 that includes one or more ICs structured with a semiconductor layer bonded to a bulk region of a substrate, according to various embodiments. The semiconductor layer and/or the bulk region of the substrate contain devices and interconnections that form the circuitry for an IC. The substrate and semiconductor layer can be provided from a wafer according to various embodiments discussed herein.
  • System 800 includes a controller 802 and a memory 803. In various embodiments, system 800 also includes an electronic apparatus 807 and peripheral devices 809. One or more of controller 802, memory 803, electronic apparatus 807, and peripheral devices 809 can be in the form of one or more ICs. A bus 806 provides electrical conductivity between and/or among various components of system 800. In an embodiment, bus 806 includes an address bus, a data bus, and a control bus, each independently configured. In an alternative embodiment, bus 806 uses common conductive lines for providing one or more of address, data, or control, the use of which is regulated by controller 802. Controller 802 can be in the form or one or more processors.
  • Electronic apparatus 807 may include additional memory. Memory in system 800 may be constructed as one or more types of memory such as, but not limited to, dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), synchronous graphics random access memory (SGRAM), double data rate dynamic ram (DDR), double data rate SDRAM, and magnetic based memory.
  • Peripheral devices 809 may include displays, imaging devices, printing devices, wireless devices, additional storage memory, and control devices that may operate in conjunction with controller 802. In various embodiments, system 800 includes, but is not limited to, fiber optic systems or devices, electro-optic systems or devices, optical systems or devices, imaging systems or devices, and information handling systems or devices such as wireless systems or devices, telecommunication systems or devices, and computers.
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Various embodiments use permutations and/or combinations of embodiments described herein. It is to be understood that the above description is intended to be illustrative, and not restrictive, and that the phraseology or terminology employed herein is for the purpose of description. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.

Claims (20)

What is claimed is:
1. An apparatus comprising:
a substrate;
a semiconductor layer bonded to the substrate at an interface; and
a dopant region at the interface of the substrate to the semiconductor layer, the dopant region including activated dopants, the activated dopants being a resultant of microwave radiation strengthening of the bonding of the semiconductor layer to the substrate.
2. The apparatus of claim 1, wherein the substrate includes devices.
3. The apparatus of claim 1, wherein the substrate includes a dielectric layer to which the semiconductor layer bonds to the substrate.
4. The apparatus of claim 1, wherein the apparatus is arranged as a silicon-on-insulator wafer.
5. The apparatus of claim 1 wherein the dopant region comprises one of phosphorous, arsenic, or boron.
6. The apparatus of claim 3 wherein the dielectric layer comprises one of: an oxide layer, a layer of native oxide of the underling substrate, an insulating nitride layer, an insulating oxynitride layer, a high-κ dielectric layer, or a low-κ dielectric laye.
7. The apparatus of claim 1 wherein the dopant region is configured to provide an increase in carrier concentration in the semiconductor layer.
8. The apparatus of claim 1 wherein the dopant region comprises a modifier.
9. The apparatus of claim 8 wherein the modifier is a material that is different from silicon.
10. The apparatus of claim 8 wherein the modifier is one a combination of two or more of: phosphorous, arsenic, or boron.
11. An apparatus comprising:
a bulk region comprising one of silicon or germanium;
a semiconductor layer bonded to the bulk region at an interface; and
a dopant region at the interface of the bulk region to the semiconductor layer, the dopant region including activated dopants, the activated dopants being a resultant of microwave radiation strengthening of the bonding of the semiconductor layer to the substrate and transferring the dopant from an interstitial position into a material structure.
12. The apparatus of claim 11 wherein the dopant region comprises implanted ions.
13. The apparatus of claim 11 wherein the dopant region comprises voids.
14. The apparatus of claim 11 wherein the interface is disposed as a portion of a dielectric region between the bulk region and the bonded semiconductor layer
15. The apparatus of claim 11 wherein the dopant region comprises a modifier with a concentration ranging from about 1013 cm−3 to about 1016 cm−3.
16. The apparatus of claim 11 wherein the apparatus is arranged as a silicon-on-insulator wafer.
17. The apparatus of claim 11 and further comprising a dielectric layer, bonded with a donor wafer, between the semiconductor layer and the bulk region.
18. The apparatus of claim 17 wherein the donor wafer comprises silicon.
19. The apparatus of claim 15 wherein the modifier and concentration are responsive to the semiconductive layer.
20. The apparatus of claim 15 wherein the modifier is configured to increase a carrier concentration in the semiconductor layer.
US13/784,431 2009-02-04 2013-03-04 Semiconductor material manufacture Abandoned US20130175662A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/784,431 US20130175662A1 (en) 2009-02-04 2013-03-04 Semiconductor material manufacture

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/365,734 US7927975B2 (en) 2009-02-04 2009-02-04 Semiconductor material manufacture
US13/088,863 US8389385B2 (en) 2009-02-04 2011-04-18 Semiconductor material manufacture
US13/784,431 US20130175662A1 (en) 2009-02-04 2013-03-04 Semiconductor material manufacture

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/088,863 Division US8389385B2 (en) 2009-02-04 2011-04-18 Semiconductor material manufacture

Publications (1)

Publication Number Publication Date
US20130175662A1 true US20130175662A1 (en) 2013-07-11

Family

ID=42396993

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/365,734 Active 2029-04-22 US7927975B2 (en) 2009-02-04 2009-02-04 Semiconductor material manufacture
US13/088,863 Active US8389385B2 (en) 2009-02-04 2011-04-18 Semiconductor material manufacture
US13/784,431 Abandoned US20130175662A1 (en) 2009-02-04 2013-03-04 Semiconductor material manufacture

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/365,734 Active 2029-04-22 US7927975B2 (en) 2009-02-04 2009-02-04 Semiconductor material manufacture
US13/088,863 Active US8389385B2 (en) 2009-02-04 2011-04-18 Semiconductor material manufacture

Country Status (7)

Country Link
US (3) US7927975B2 (en)
EP (1) EP2394292A4 (en)
JP (1) JP5316824B2 (en)
KR (1) KR101597386B1 (en)
CN (1) CN102341890B (en)
TW (1) TWI423309B (en)
WO (1) WO2010091200A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10546965B2 (en) 2013-12-05 2020-01-28 The Board Of Regents Of The University Of Oklahoma Thermophotovoltaic materials, methods of deposition, and devices

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
WO2012100786A1 (en) 2011-01-25 2012-08-02 Ev Group E. Thallner Gmbh Method for the permanent bonding of wafers
CN103477420B (en) 2011-04-08 2016-11-16 Ev集团E·索尔纳有限责任公司 The method of permanent adhesive wafer
US10094988B2 (en) * 2012-08-31 2018-10-09 Micron Technology, Inc. Method of forming photonics structures
CN108365083B (en) * 2018-02-07 2022-03-08 济南晶正电子科技有限公司 Method for manufacturing composite piezoelectric substrate for surface acoustic wave device
CN109904065B (en) * 2019-02-21 2021-05-11 中国科学院上海微系统与信息技术研究所 Method for preparing heterostructure
US11817304B2 (en) * 2019-12-30 2023-11-14 Micron Technology, Inc. Method of manufacturing microelectronic devices, related devices, systems, and apparatus

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051483A (en) * 1996-11-12 2000-04-18 International Business Machines Corporation Formation of ultra-shallow semiconductor junction using microwave annealing
US20060110844A1 (en) * 2004-11-19 2006-05-25 Sharp Laboratories Of America, Inc. Fabrication of thin film germanium infrared sensor by bonding to silicon wafer
US20080290409A1 (en) * 2007-05-25 2008-11-27 International Business Machines Corporation Halo-first ultra-thin soi fet for superior short channel control
US20100120263A1 (en) * 2008-11-12 2010-05-13 Hsueh Fu-Kuo Microwave activation annealing process

Family Cites Families (301)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB575923A (en) 1944-09-01 1946-03-11 Claude Spencer Harris Improvements in and relating to vacuum chucks or work holders
JPS53104156A (en) 1977-02-23 1978-09-11 Hitachi Ltd Manufacture for semiconductor device
JPS5413273A (en) 1977-07-01 1979-01-31 Oki Electric Ind Co Ltd Semiconductor device
JPS5423388A (en) 1977-07-22 1979-02-21 Hitachi Ltd Semiconductor integrated-circuit device and its manufacture
GB2053026A (en) 1979-07-06 1981-02-04 Wertheimer M R Microwave plasma modification of surface properties in organic polymers
NZ199835A (en) 1981-03-05 1984-03-30 Mobil Oil Corp Catalytic conversion of methanol dimethyl ether or a mixture thereof to ethylene
CA1192669A (en) 1982-06-24 1985-08-27 Scott C. Blackstone Vertical igfet with internal gate and method of making same
JPS5954217A (en) 1982-09-21 1984-03-29 Nec Corp Manufacture of semiconductor substrate
JPS5998533A (en) 1982-11-26 1984-06-06 Hitachi Ltd Semiconductor substrate and manufacture thereof
JPS59174549A (en) 1983-03-18 1984-10-03 Yokogawa Hokushin Electric Corp Method for joining metal and glass
JPS603148A (en) 1983-06-21 1985-01-09 Nec Corp Substrate for single crystal silicon semiconductor device and manufacture thereof
JPS6046976A (en) 1983-08-19 1985-03-14 工業技術院長 Ceramic adhesion
JPS60136223A (en) 1983-12-23 1985-07-19 Sharp Corp Manufacture of silicon carbide semiconductor element
JPS6119133A (en) 1984-07-05 1986-01-28 Nec Corp Manufacture of semiconductor device
JPS6130059A (en) 1984-07-20 1986-02-12 Nec Corp Manufacture of semiconductor device
JPS61145839A (en) 1984-12-20 1986-07-03 Toshiba Corp Semiconductor wafer bonding method and bonding jig
JPS61160950A (en) 1985-01-09 1986-07-21 Nec Corp Semiconductor substrate container
JPS61208268A (en) 1985-03-13 1986-09-16 Toshiba Corp Conductance modulation type semiconductor device
JPS6271215A (en) 1985-09-25 1987-04-01 Toshiba Corp Wafer jointing apparatus
JPS62132340A (en) 1985-12-04 1987-06-15 Koyo Rindobaagu Kk Wafer transferring apparatus
JP2559700B2 (en) 1986-03-18 1996-12-04 富士通株式会社 Method for manufacturing semiconductor device
JPS62265728A (en) 1986-05-14 1987-11-18 New Japan Radio Co Ltd Anodic bonding method
JPS6356936A (en) 1986-08-27 1988-03-11 Nec Corp Manufacture of semiconductor device
JPH0669085B2 (en) 1986-09-05 1994-08-31 富士通株式会社 Method for manufacturing semiconductor substrate
JPS63111652A (en) 1986-10-30 1988-05-16 Fujitsu Ltd Wafer bonding
JPS63126245A (en) 1986-11-15 1988-05-30 Mitsubishi Electric Corp Semiconductor device
JPH01501587A (en) 1986-12-17 1989-06-01 レイケム・コーポレイション Interconnection of electronic elements
JPS63155731A (en) 1986-12-19 1988-06-28 Agency Of Ind Science & Technol Semiconductor device
GB8725497D0 (en) 1987-10-30 1987-12-02 Atomic Energy Authority Uk Isolation of silicon
JPH01196873A (en) 1988-02-02 1989-08-08 Sharp Corp Silicon carbide semiconductor device
JPH07107935B2 (en) 1988-02-04 1995-11-15 株式会社東芝 Semiconductor device
JPH01226168A (en) 1988-03-07 1989-09-08 Seiko Epson Corp Manufacture of semiconductor device substrate
JPH01226167A (en) 1988-03-07 1989-09-08 Seiko Epson Corp Manufacture of semiconductor device substrate
IT1230026B (en) 1988-10-28 1991-09-24 Sgs Thomson Microelectronics WELDING PROCESS OF SILICON SLICES BETWEEN THEM, FOR THE MANUFACTURE OF SEMICONDUCTOR DEVICES
JP2672150B2 (en) 1989-06-15 1997-11-05 富士写真フイルム株式会社 Thermal recording material
JPH0391227A (en) 1989-09-01 1991-04-16 Nippon Soken Inc Adhering method for semiconductor substrate
JP2617798B2 (en) 1989-09-22 1997-06-04 三菱電機株式会社 Stacked semiconductor device and method of manufacturing the same
JPH0719839B2 (en) 1989-10-18 1995-03-06 株式会社東芝 Method for manufacturing semiconductor substrate
DE69114531T2 (en) 1990-02-07 1996-04-25 Harris Corp Soldering wafers using trapped oxidizing steam.
US5091331A (en) 1990-04-16 1992-02-25 Harris Corporation Ultra-thin circuit fabrication by controlled wafer debonding
US5131968A (en) 1990-07-31 1992-07-21 Motorola, Inc. Gradient chuck method for wafer bonding employing a convex pressure
JPH04162630A (en) 1990-10-25 1992-06-08 Mitsubishi Materials Shilicon Corp Semiconductor substrate
USH1137H (en) 1990-11-05 1993-02-02 American Telephone And Telegraph Company Wafer bonding technique for dielectric isolation processing
USH1174H (en) 1990-11-05 1993-04-06 American Telephone And Telegraph Company Wafer bonded dielectrically isolated structures
US5102821A (en) 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
EP0516866A1 (en) 1991-05-03 1992-12-09 International Business Machines Corporation Modular multilayer interwiring structure
US5183769A (en) 1991-05-06 1993-02-02 Motorola, Inc. Vertical current flow semiconductor device utilizing wafer bonding
JPH05198739A (en) 1991-09-10 1993-08-06 Mitsubishi Electric Corp Laminated semiconductor device and its manufacture
FR2681472B1 (en) 1991-09-18 1993-10-29 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL.
US5213986A (en) 1992-04-10 1993-05-25 North American Philips Corporation Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning
US5236118A (en) 1992-05-12 1993-08-17 The Regents Of The University Of California Aligned wafer bonding
US5427638A (en) 1992-06-04 1995-06-27 Alliedsignal Inc. Low temperature reaction bonding
JPH06244389A (en) 1992-12-25 1994-09-02 Canon Inc Manufacture of semiconductor substrate and semiconductor substrate manufactured by this method
US5503704A (en) 1993-01-06 1996-04-02 The Regents Of The University Of California Nitrogen based low temperature direct bonding
US5349207A (en) 1993-02-22 1994-09-20 Texas Instruments Incorporated Silicon carbide wafer bonded to a silicon wafer
JP2723787B2 (en) 1993-08-20 1998-03-09 信越半導体株式会社 Method for manufacturing bonded substrate
JP3270220B2 (en) 1993-09-17 2002-04-02 シチズン時計株式会社 Display device and integrated circuit for driving the same
FR2715501B1 (en) 1994-01-26 1996-04-05 Commissariat Energie Atomique Method for depositing semiconductor wafers on a support.
US5413952A (en) 1994-02-02 1995-05-09 Motorola, Inc. Direct wafer bonded structure method of making
US5435881A (en) 1994-03-17 1995-07-25 Ogle; John S. Apparatus for producing planar plasma using varying magnetic poles
JP3145560B2 (en) 1994-03-23 2001-03-12 三菱マテリアル株式会社 Manufacturing method of bonded wafer
FR2720189B1 (en) 1994-05-18 1996-08-30 Commissariat Energie Atomique Method for producing a structure with a low dislocation rate comprising an oxide layer buried in a semiconductor substrate.
JPH07320996A (en) 1994-05-24 1995-12-08 Tokin Corp Method and jig for electrostatic bonding
FR2725074B1 (en) 1994-09-22 1996-12-20 Commissariat Energie Atomique METHOD FOR MANUFACTURING A STRUCTURE COMPRISING A THIN SEMI-CONDUCTIVE LAYER ON A SUBSTRATE
JP3327698B2 (en) 1994-09-26 2002-09-24 キヤノン株式会社 Bonding equipment
US5818631A (en) 1994-11-16 1998-10-06 Raytheon Company Electrically conducting, directly bonded infrared windows
US5653811A (en) 1995-07-19 1997-08-05 Chan; Chung System for the plasma treatment of large area substrates
JPH09115788A (en) 1995-09-29 1997-05-02 Samsung Electron Co Ltd Semiconductor wafer joining device
JP3183130B2 (en) 1995-10-30 2001-07-03 日産自動車株式会社 Cone disk for friction wheel type continuously variable transmission and method of manufacturing the same
KR0165467B1 (en) 1995-10-31 1999-02-01 김광호 Wafer debonder and wafer debonding method using the wafer debonder
TW308707B (en) 1995-12-15 1997-06-21 Komatsu Denshi Kinzoku Kk Manufacturing method of bonding SOI wafer
JPH09252100A (en) 1996-03-18 1997-09-22 Shin Etsu Handotai Co Ltd Manufacture of bonded wafer and the wafer manufactured by the method
FR2747506B1 (en) 1996-04-11 1998-05-15 Commissariat Energie Atomique PROCESS FOR OBTAINING A THIN FILM OF SEMICONDUCTOR MATERIAL INCLUDING IN PARTICULAR ELECTRONIC COMPONENTS
JP3570530B2 (en) 1996-04-26 2004-09-29 三菱住友シリコン株式会社 Manufacturing method of SOI wafer
FR2748851B1 (en) 1996-05-15 1998-08-07 Commissariat Energie Atomique PROCESS FOR PRODUCING A THIN FILM OF SEMICONDUCTOR MATERIAL
FR2748850B1 (en) 1996-05-15 1998-07-24 Commissariat Energie Atomique PROCESS FOR MAKING A THIN FILM OF SOLID MATERIAL AND APPLICATIONS OF THIS PROCESS
EP1744365B1 (en) * 1996-08-27 2009-04-15 Seiko Epson Corporation Exfoliating method and transferring method of thin film device
JP4619461B2 (en) * 1996-08-27 2011-01-26 セイコーエプソン株式会社 Thin film device transfer method and device manufacturing method
US7569285B2 (en) 1996-10-17 2009-08-04 The Trustees Of Princeton University Enhanced bonding layers on titanium materials
FR2755537B1 (en) 1996-11-05 1999-03-05 Commissariat Energie Atomique METHOD FOR MANUFACTURING A THIN FILM ON A SUPPORT AND STRUCTURE THUS OBTAINED
FR2758907B1 (en) 1997-01-27 1999-05-07 Commissariat Energie Atomique METHOD FOR OBTAINING A THIN FILM, PARTICULARLY A SEMICONDUCTOR, WITH A PROTECTED AREA OF IONS, AND INVOLVING AN ION IMPLANTATION STEP
US5945012A (en) 1997-02-18 1999-08-31 Silicon Genesis Corporation Tumbling barrel plasma processor
US6291313B1 (en) 1997-05-12 2001-09-18 Silicon Genesis Corporation Method and device for controlled cleaving process
US6582999B2 (en) 1997-05-12 2003-06-24 Silicon Genesis Corporation Controlled cleavage process using pressurized fluid
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
US7470600B2 (en) 1998-02-19 2008-12-30 Silicon Genesis Corporation Method and device for controlled cleaving process
US20070122997A1 (en) 1998-02-19 2007-05-31 Silicon Genesis Corporation Controlled process and resulting device
US6146979A (en) 1997-05-12 2000-11-14 Silicon Genesis Corporation Pressurized microbubble thin film separation process using a reusable substrate
US6548382B1 (en) 1997-07-18 2003-04-15 Silicon Genesis Corporation Gettering technique for wafers made using a controlled cleaving process
US6103599A (en) 1997-07-25 2000-08-15 Silicon Genesis Corporation Planarizing technique for multilayered substrates
US6321134B1 (en) 1997-07-29 2001-11-20 Silicon Genesis Corporation Clustertool system software using plasma immersion ion implantation
FR2767416B1 (en) 1997-08-12 1999-10-01 Commissariat Energie Atomique PROCESS FOR PRODUCING A THIN FILM OF SOLID MATERIAL
FR2767604B1 (en) 1997-08-19 2000-12-01 Commissariat Energie Atomique TREATMENT PROCESS FOR MOLECULAR GLUING AND TAKING OFF TWO STRUCTURES
EP1018153A1 (en) 1997-08-29 2000-07-12 Sharon N. Farrens In situ plasma wafer bonding method
DE19741971A1 (en) 1997-09-23 1999-04-01 Siemens Ag Direct-wafer-bond silicon-oxide-silicon substrate production
JP2000035683A (en) * 1998-07-21 2000-02-02 Sumitomo Chem Co Ltd Method for forming resist pattern
FR2771852B1 (en) 1997-12-02 1999-12-31 Commissariat Energie Atomique METHOD FOR THE SELECTIVE TRANSFER OF A MICROSTRUCTURE, FORMED ON AN INITIAL SUBSTRATE, TO A FINAL SUBSTRATE
FR2773261B1 (en) 1997-12-30 2000-01-28 Commissariat Energie Atomique METHOD FOR THE TRANSFER OF A THIN FILM COMPRISING A STEP OF CREATING INCLUSIONS
US6383890B2 (en) 1997-12-26 2002-05-07 Canon Kabushiki Kaisha Wafer bonding method, apparatus and vacuum chuck
US6265328B1 (en) 1998-01-30 2001-07-24 Silicon Genesis Corporation Wafer edge engineering method and device
US6217724B1 (en) 1998-02-11 2001-04-17 Silicon General Corporation Coated platen design for plasma immersion ion implantation
US6120660A (en) 1998-02-11 2000-09-19 Silicon Genesis Corporation Removable liner design for plasma immersion ion implantation
US6186091B1 (en) 1998-02-11 2001-02-13 Silicon Genesis Corporation Shielded platen design for plasma immersion ion implantation
US6228176B1 (en) 1998-02-11 2001-05-08 Silicon Genesis Corporation Contoured platen design for plasma immerson ion implantation
US6051073A (en) 1998-02-11 2000-04-18 Silicon Genesis Corporation Perforated shield for plasma immersion ion implantation
US6269765B1 (en) 1998-02-11 2001-08-07 Silicon Genesis Corporation Collection devices for plasma immersion ion implantation
US6274459B1 (en) 1998-02-17 2001-08-14 Silicon Genesis Corporation Method for non mass selected ion implant profile control
TW437078B (en) 1998-02-18 2001-05-28 Canon Kk Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
US6083324A (en) 1998-02-19 2000-07-04 Silicon Genesis Corporation Gettering technique for silicon-on-insulator wafers
US6113735A (en) 1998-03-02 2000-09-05 Silicon Genesis Corporation Distributed system and code for control and automation of plasma immersion ion implanter
FR2777115B1 (en) 1998-04-07 2001-07-13 Commissariat Energie Atomique PROCESS FOR TREATING SEMICONDUCTOR SUBSTRATES AND STRUCTURES OBTAINED BY THIS PROCESS
US6221774B1 (en) 1998-04-10 2001-04-24 Silicon Genesis Corporation Method for surface treatment of substrates
CN1241803A (en) * 1998-05-15 2000-01-19 佳能株式会社 Process for manufacturing semiconductor substrate as well as semiconductor thin film and multilayer structure
JP3697106B2 (en) * 1998-05-15 2005-09-21 キヤノン株式会社 Method for manufacturing semiconductor substrate and method for manufacturing semiconductor thin film
JP3762144B2 (en) * 1998-06-18 2006-04-05 キヤノン株式会社 Method for manufacturing SOI substrate
US6291326B1 (en) 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6248649B1 (en) 1998-06-23 2001-06-19 Silicon Genesis Corporation Controlled cleavage process and device for patterned films using patterned implants
US6291314B1 (en) 1998-06-23 2001-09-18 Silicon Genesis Corporation Controlled cleavage process and device for patterned films using a release layer
FR2781925B1 (en) 1998-07-30 2001-11-23 Commissariat Energie Atomique SELECTIVE TRANSFER OF ELEMENTS FROM ONE MEDIUM TO ANOTHER MEDIUM
JP2000121468A (en) 1998-10-14 2000-04-28 Fuji Electric Co Ltd Anodic bonding method
FR2784796B1 (en) 1998-10-15 2001-11-23 Commissariat Energie Atomique PROCESS FOR PRODUCING A LAYER OF MATERIAL BURIED IN ANOTHER MATERIAL
FR2784795B1 (en) 1998-10-16 2000-12-01 Commissariat Energie Atomique STRUCTURE COMPRISING A THIN LAYER OF MATERIAL COMPOSED OF CONDUCTIVE ZONES AND INSULATING ZONES AND METHOD FOR MANUFACTURING SUCH A STRUCTURE
JP2000124092A (en) 1998-10-16 2000-04-28 Shin Etsu Handotai Co Ltd Manufacture of soi wafer by hydrogen-ion implantation stripping method and soi wafer manufactured thereby
FR2784800B1 (en) 1998-10-20 2000-12-01 Commissariat Energie Atomique PROCESS FOR PRODUCING PASSIVE AND ACTIVE COMPONENTS ON THE SAME INSULATING SUBSTRATE
FR2785217B1 (en) 1998-10-30 2001-01-19 Soitec Silicon On Insulator METHOD AND DEVICE FOR SEPARATING IN A TWO WAFERS A PLATE OF MATERIAL, PARTICULARLY A SEMICONDUCTOR
US6423613B1 (en) 1998-11-10 2002-07-23 Micron Technology, Inc. Low temperature silicon wafer bond process with bulk material bond strength
US6213050B1 (en) 1998-12-01 2001-04-10 Silicon Genesis Corporation Enhanced plasma mode and computer system for plasma immersion ion implantation
US6300227B1 (en) 1998-12-01 2001-10-09 Silicon Genesis Corporation Enhanced plasma mode and system for plasma immersion ion implantation
US6534381B2 (en) 1999-01-08 2003-03-18 Silicon Genesis Corporation Method for fabricating multi-layered substrates
FR2789518B1 (en) 1999-02-10 2003-06-20 Commissariat Energie Atomique MULTILAYER STRUCTURE WITH INTERNAL CONTROLLED STRESSES AND METHOD FOR PRODUCING SUCH A STRUCTURE
US6409907B1 (en) 1999-02-11 2002-06-25 Lucent Technologies Inc. Electrochemical process for fabricating article exhibiting substantial three-dimensional order and resultant article
US6881644B2 (en) 1999-04-21 2005-04-19 Silicon Genesis Corporation Smoothing method for cleaved films made using a release layer
US6287941B1 (en) 1999-04-21 2001-09-11 Silicon Genesis Corporation Surface finishing of SOI substrates using an EPI process
US6204151B1 (en) 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6171965B1 (en) 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6458723B1 (en) 1999-06-24 2002-10-01 Silicon Genesis Corporation High temperature implant apparatus
FR2795866B1 (en) 1999-06-30 2001-08-17 Commissariat Energie Atomique METHOD FOR PRODUCING A THIN MEMBRANE AND MEMBRANE STRUCTURE THUS OBTAINED
FR2795865B1 (en) 1999-06-30 2001-08-17 Commissariat Energie Atomique METHOD FOR MAKING A THIN FILM USING PRESSURIZATION
FR2796491B1 (en) 1999-07-12 2001-08-31 Commissariat Energie Atomique METHOD FOR TAKING OFF TWO ELEMENTS AND DEVICE FOR IMPLEMENTING SAME
FR2797060B1 (en) 1999-07-29 2001-09-14 Commissariat Energie Atomique STRUCTURE FOR A REFLECTION LITHOGRAPHY MASK AND METHOD FOR THE PRODUCTION THEREOF
WO2001011930A2 (en) 1999-08-10 2001-02-15 Silicon Genesis Corporation A cleaving process to fabricate multilayered substrates using low implantation doses
US6221740B1 (en) 1999-08-10 2001-04-24 Silicon Genesis Corporation Substrate cleaving tool and method
US6500732B1 (en) 1999-08-10 2002-12-31 Silicon Genesis Corporation Cleaving process to fabricate multilayered substrates using low implantation doses
US6263941B1 (en) 1999-08-10 2001-07-24 Silicon Genesis Corporation Nozzle for cleaving substrates
JP3980801B2 (en) 1999-09-16 2007-09-26 株式会社東芝 Three-dimensional structure and manufacturing method thereof
JP2001093887A (en) 1999-09-22 2001-04-06 Toshiba Corp Method for manufacturing semiconductor device
JP3943782B2 (en) 1999-11-29 2007-07-11 信越半導体株式会社 Reclaimed wafer reclaim processing method and reclaimed peeled wafer
FR2802340B1 (en) 1999-12-13 2003-09-05 Commissariat Energie Atomique STRUCTURE COMPRISING PHOTOVOLTAIC CELLS AND METHOD FOR PRODUCING THE SAME
US6544862B1 (en) 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
TW452866B (en) * 2000-02-25 2001-09-01 Lee Tien Hsi Manufacturing method of thin film on a substrate
GR1003602B (en) 2000-02-29 2001-06-19 Αλεξανδρος Γεωργακιλας Procedure for the wafer scale intergration of gallium arsenide based optoelectronic devices with silicon based integrated circuits
US6544837B1 (en) 2000-03-17 2003-04-08 International Business Machines Corporation SOI stacked DRAM logic
FR2807074B1 (en) 2000-04-03 2002-12-06 Soitec Silicon On Insulator METHOD AND DEVICE FOR MANUFACTURING SUBSTRATES
FR2807546B1 (en) 2000-04-11 2005-04-01 Commissariat Energie Atomique STRUCTURE OF HIGH DENSITY ELEMENTS FORMED BY LAYER ASSEMBLY AND METHOD OF MANUFACTURING THE SAME
FR2808120B1 (en) 2000-04-20 2002-07-26 Karl Suss France METHOD AND DEVICE FOR TREATING THE SUBSTRATE OF AN INTEGRATED CIRCUIT OR THE LIKE PRODUCT DURING MANUFACTURE
JP3991300B2 (en) 2000-04-28 2007-10-17 株式会社Sumco Manufacturing method of bonded dielectric isolation wafer
FR2809867B1 (en) 2000-05-30 2003-10-24 Commissariat Energie Atomique FRAGILE SUBSTRATE AND METHOD FOR MANUFACTURING SUCH SUBSTRATE
FR2811807B1 (en) 2000-07-12 2003-07-04 Commissariat Energie Atomique METHOD OF CUTTING A BLOCK OF MATERIAL AND FORMING A THIN FILM
US7183177B2 (en) 2000-08-11 2007-02-27 Applied Materials, Inc. Silicon-on-insulator wafer transfer method using surface activation plasma immersion ion implantation for wafer-to-wafer adhesion enhancement
US6500268B1 (en) 2000-08-18 2002-12-31 Silicon Genesis Corporation Dry cleaning method
US20020090758A1 (en) 2000-09-19 2002-07-11 Silicon Genesis Corporation Method and resulting device for manufacturing for double gated transistors
US20030060020A1 (en) 2000-10-12 2003-03-27 Silicon Evolution, Inc. Method and apparatus for finishing substrates for wafer to wafer bonding
FR2816445B1 (en) 2000-11-06 2003-07-25 Commissariat Energie Atomique METHOD FOR MANUFACTURING A STACKED STRUCTURE COMPRISING A THIN LAYER ADHERING TO A TARGET SUBSTRATE
FR2817395B1 (en) 2000-11-27 2003-10-31 Soitec Silicon On Insulator METHOD FOR MANUFACTURING A SUBSTRATE, IN PARTICULAR FOR OPTICS, ELECTRONICS OR OPTOELECTRONICS AND SUBSTRATE OBTAINED THEREBY
FR2817394B1 (en) 2000-11-27 2003-10-31 Soitec Silicon On Insulator METHOD FOR MANUFACTURING A SUBSTRATE, IN PARTICULAR FOR OPTICS, ELECTRONICS OR OPTOELECTRONICS AND SUBSTRATE OBTAINED THEREBY
FR2818010B1 (en) 2000-12-08 2003-09-05 Commissariat Energie Atomique METHOD OF MAKING A THIN LAYER INVOLVING THE INTRODUCTION OF GAS SPECIES
FR2818283B1 (en) 2000-12-20 2003-02-14 Inst Francais Du Petrole PROCESS FOR TREATING A HYDROCARBON LOAD COMPRISING A HYDROTREATMENT STEP IN A FIXED BED WITH COUNTER-CURRENT
US6448152B1 (en) 2001-02-20 2002-09-10 Silicon Genesis Corporation Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer
FR2821697B1 (en) 2001-03-02 2004-06-25 Commissariat Energie Atomique METHOD OF MANUFACTURING THIN LAYERS ON A SPECIFIC CARRIER AND AN APPLICATION
FR2823012B1 (en) 2001-04-03 2004-05-21 Commissariat Energie Atomique METHOD FOR SELECTIVELY TRANSFERRING AT LEAST ONE ELEMENT OF AN INITIAL MEDIUM ON A FINAL MEDIUM
FR2823373B1 (en) 2001-04-10 2005-02-04 Soitec Silicon On Insulator DEVICE FOR CUTTING LAYER OF SUBSTRATE, AND ASSOCIATED METHOD
FR2823599B1 (en) 2001-04-13 2004-12-17 Commissariat Energie Atomique DEMOMTABLE SUBSTRATE WITH CONTROLLED MECHANICAL HOLDING AND METHOD OF MAKING
FR2823596B1 (en) 2001-04-13 2004-08-20 Commissariat Energie Atomique SUBSTRATE OR DISMOUNTABLE STRUCTURE AND METHOD OF MAKING SAME
US20050026432A1 (en) 2001-04-17 2005-02-03 Atwater Harry A. Wafer bonded epitaxial templates for silicon heterostructures
US6780759B2 (en) 2001-05-09 2004-08-24 Silicon Genesis Corporation Method for multi-frequency bonding
US7045878B2 (en) 2001-05-18 2006-05-16 Reveo, Inc. Selectively bonded thin film layer and substrate layer for processing of useful devices
AU2002305835A1 (en) 2001-06-08 2002-12-23 The Regents Of The University Of Michigan Low-temperature patterned wafer bonding with photosensitive benzocylobutene (bcb) and 3d microelectromechanical systems fabrication
FR2826378B1 (en) 2001-06-22 2004-10-15 Commissariat Energie Atomique UNIFORM CRYSTALLINE ORIENTATION COMPOSITE STRUCTURE AND METHOD FOR CONTROLLING THE CRYSTALLINE ORIENTATION OF SUCH A STRUCTURE
US7749910B2 (en) 2001-07-04 2010-07-06 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
FR2827423B1 (en) 2001-07-16 2005-05-20 Soitec Silicon On Insulator METHOD OF IMPROVING SURFACE CONDITION
US6806171B1 (en) 2001-08-24 2004-10-19 Silicon Wafer Technologies, Inc. Method of producing a thin layer of crystalline material
US7163826B2 (en) 2001-09-12 2007-01-16 Reveo, Inc Method of fabricating multi layer devices on buried oxide layer substrates
US6875671B2 (en) 2001-09-12 2005-04-05 Reveo, Inc. Method of fabricating vertical integrated circuits
JP3883929B2 (en) 2001-09-25 2007-02-21 大日本スクリーン製造株式会社 Thin film forming apparatus and thin film forming method
FR2830372B1 (en) 2001-09-28 2008-08-22 METHOD OF CHARACTERIZING AN IMPLEMENTATION STEP IN A SUBSTRATE OF MATERIAL
FR2830660B1 (en) 2001-10-09 2003-12-12 Commissariat Energie Atomique LIQUID CRYSTAL FLAT SCREEN OPERATING IN REFLECTIVE MODE AND METHOD OF MAKING SAME
FR2830983B1 (en) 2001-10-11 2004-05-14 Commissariat Energie Atomique METHOD FOR MANUFACTURING THIN FILMS CONTAINING MICROCOMPONENTS
FR2832224B1 (en) 2001-11-15 2004-01-16 Commissariat Energie Atomique MONOLITHIC MULTILAYER ELECTRONIC DEVICE AND METHOD OF MAKING SAME
US6616854B2 (en) 2001-12-17 2003-09-09 Motorola, Inc. Method of bonding and transferring a material to form a semiconductor device
FR2834123B1 (en) 2001-12-21 2005-02-04 Soitec Silicon On Insulator SEMICONDUCTOR THIN FILM DELIVERY METHOD AND METHOD FOR OBTAINING A DONOR WAFER FOR SUCH A DELAYING METHOD
FR2834381B1 (en) 2002-01-03 2004-02-27 Soitec Silicon On Insulator DEVICE FOR CUTTING A LAYER OF A SUBSTRATE, AND ASSOCIATED METHOD
FR2834820B1 (en) 2002-01-16 2005-03-18 METHOD FOR CLEAVING LAYERS OF A MATERIAL WAFER
US20030134486A1 (en) 2002-01-16 2003-07-17 Zhongze Wang Semiconductor-on-insulator comprising integrated circuitry
US6975016B2 (en) 2002-02-06 2005-12-13 Intel Corporation Wafer bonding using a flexible bladder press and thinned wafers for three-dimensional (3D) wafer-to-wafer vertical stack integration, and application thereof
US6645832B2 (en) 2002-02-20 2003-11-11 Intel Corporation Etch stop layer for silicon (Si) via etch in three-dimensional (3-D) wafer-to-wafer vertical stack
US6762076B2 (en) 2002-02-20 2004-07-13 Intel Corporation Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices
FR2837620B1 (en) 2002-03-25 2005-04-29 Commissariat Energie Atomique METHOD FOR TRANSFERRING SUBSTRATE SUBSTRATE ELEMENTS
FR2837981B1 (en) 2002-03-28 2005-01-07 Commissariat Energie Atomique PROCESS FOR HANDLING SEMICONDUCTOR LAYERS FOR THEIR SLOWDOWN
FR2839147B1 (en) 2002-04-30 2004-07-09 Soitec Silicon On Insulator DEVICE AND METHOD FOR AUTOMATICALLY CONTROLLING THE CONDITION OF THE PLATE SURFACE BY MEASURING THE ADHESIVE SPEED
US7192841B2 (en) 2002-04-30 2007-03-20 Agency For Science, Technology And Research Method of wafer/substrate bonding
FR2839385B1 (en) 2002-05-02 2004-07-23 Soitec Silicon On Insulator PROCESS FOR TAKING OFF MATERIAL LAYERS
FR2874455B1 (en) 2004-08-19 2008-02-08 Soitec Silicon On Insulator HEAT TREATMENT BEFORE BONDING TWO PLATES
FR2839560B1 (en) 2002-05-07 2005-10-14 Commissariat Energie Atomique MASK FOR PHOTOLITHOGRAPHY WITH ABSORBERS / DEHASTER COMPONENTS INCLUDED
AU2003237399A1 (en) * 2002-06-03 2003-12-19 Tien-Hsi Lee Methods for transferring a layer onto a substrate
US7535100B2 (en) 2002-07-12 2009-05-19 The United States Of America As Represented By The Secretary Of The Navy Wafer bonding of thinned electronic materials and circuits to high performance substrates
FR2842646B1 (en) 2002-07-17 2005-06-24 Soitec Silicon On Insulator METHOD OF INCREASING THE AREA OF A USEFUL LAYER OF MATERIAL REFLECTED ON A SUPPORT
FR2842651B1 (en) 2002-07-17 2005-07-08 METHOD FOR SMOOTHING THE CONTOUR OF A USEFUL LAYER OF MATERIAL REFLECTED ON A SUPPORT SUBSTRATE
FR2842647B1 (en) 2002-07-17 2004-09-17 Soitec Silicon On Insulator LAYER TRANSFER METHOD
FR2842649B1 (en) 2002-07-17 2005-06-24 Soitec Silicon On Insulator METHOD OF INCREASING THE AREA OF A USEFUL LAYER OF MATERIAL REFLECTED ON A SUPPORT
KR100511656B1 (en) 2002-08-10 2005-09-07 주식회사 실트론 Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same
US6908774B2 (en) 2002-08-12 2005-06-21 S.O. I. Tec Silicon On Insulator Technologies S.A. Method and apparatus for adjusting the thickness of a thin layer of semiconductor material
US7008857B2 (en) 2002-08-26 2006-03-07 S.O.I.Tec Silicon On Insulator Technologies S.A. Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom
WO2004019403A2 (en) 2002-08-26 2004-03-04 S.O.I.Tec Silicon On Insulator Technologies Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
FR2845202B1 (en) 2002-10-01 2004-11-05 Soitec Silicon On Insulator PROCESS FOR RAPID ANNEALING WAFERS OF SEMICONDUCTOR MATERIAL.
US8187377B2 (en) 2002-10-04 2012-05-29 Silicon Genesis Corporation Non-contact etch annealing of strained layers
GB2409340B (en) 2002-10-04 2006-05-10 Silicon Genesis Corp Method for treating semiconductor material
FR2845518B1 (en) 2002-10-07 2005-10-14 Commissariat Energie Atomique IMPLEMENTING A DEMONDABLE SEMICONDUCTOR SUBSTRATE AND OBTAINING A SEMICONDUCTOR ELEMENT
ATE353475T1 (en) 2002-10-11 2007-02-15 Soitec Silicon On Insulator METHOD AND DEVICE FOR PRODUCING AN ADHESIVE SUBSTRATE SURFACE
ATE348326T1 (en) 2002-10-11 2007-01-15 Soitec Silicon On Insulator METHOD FOR DETERMINING PARTICLE CONCENTRATION IN THE ATMOSPHERE OF A CLEAN ROOM OR MINI ENVIRONMENT
FR2846788B1 (en) 2002-10-30 2005-06-17 PROCESS FOR PRODUCING DETACHABLE SUBSTRATES
US6787885B2 (en) 2002-11-04 2004-09-07 The United States Of America As Represented By The Secretary Of The Navy Low temperature hydrophobic direct wafer bonding
FR2846786B1 (en) 2002-11-05 2005-06-17 PROCESS FOR QUICK THERMAL RECOVERY OF CROWN WAFERS
FR2847075B1 (en) 2002-11-07 2005-02-18 Commissariat Energie Atomique PROCESS FOR FORMING A FRAGILE ZONE IN A SUBSTRATE BY CO-IMPLANTATION
FR2847077B1 (en) 2002-11-12 2006-02-17 Soitec Silicon On Insulator SEMICONDUCTOR COMPONENTS, PARTICULARLY OF THE MIXED SOI TYPE, AND METHOD OF MAKING SAME
TWI233154B (en) 2002-12-06 2005-05-21 Soitec Silicon On Insulator Method for recycling a substrate
EP1429381B1 (en) 2002-12-10 2011-07-06 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
US7187162B2 (en) 2002-12-16 2007-03-06 S.O.I.Tec Silicon On Insulator Technologies S.A. Tools and methods for disuniting semiconductor wafers
FR2849269B1 (en) 2002-12-20 2005-07-29 Soitec Silicon On Insulator METHOD FOR PRODUCING CAVITIES IN A SILICON PLATE
FR2850487B1 (en) 2002-12-24 2005-12-09 Commissariat Energie Atomique PROCESS FOR PRODUCING MIXED SUBSTRATES AND STRUCTURE THUS OBTAINED
CN100483666C (en) 2003-01-07 2009-04-29 S.O.I.Tec绝缘体上硅技术公司 Recycling of a wafer comprising a multi-layer structure after taking-off a thin layer
FR2850390B1 (en) 2003-01-24 2006-07-14 Soitec Silicon On Insulator METHOD FOR REMOVING A PERIPHERAL GLUE ZONE WHEN MANUFACTURING A COMPOSITE SUBSTRATE
US6989314B2 (en) 2003-02-12 2006-01-24 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure and method of making same
FR2852143B1 (en) 2003-03-04 2005-10-14 Soitec Silicon On Insulator PROCESS FOR THE PREVENTIVE TREATMENT OF THE CROWN OF A MULTILAYER SLICE
US6911379B2 (en) 2003-03-05 2005-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming strained silicon on insulator substrate
JP4794810B2 (en) 2003-03-20 2011-10-19 シャープ株式会社 Manufacturing method of semiconductor device
US7071077B2 (en) 2003-03-26 2006-07-04 S.O.I.Tec Silicon On Insulator Technologies S.A. Method for preparing a bonding surface of a semiconductor layer of a wafer
US6908027B2 (en) 2003-03-31 2005-06-21 Intel Corporation Complete device layer transfer without edge exclusion via direct wafer bonding and constrained bond-strengthening process
US7235461B2 (en) 2003-04-29 2007-06-26 S.O.I.Tec Silicon On Insulator Technologies Method for bonding semiconductor structures together
JP3985043B2 (en) 2003-05-01 2007-10-03 国立大学法人名古屋大学 Photoadhesion method and microchip manufacturing method
US6829988B2 (en) 2003-05-16 2004-12-14 Suss Microtec, Inc. Nanoimprinting apparatus and method
US7273788B2 (en) 2003-05-21 2007-09-25 Micron Technology, Inc. Ultra-thin semiconductors bonded on glass substrates
FR2857953B1 (en) 2003-07-21 2006-01-13 Commissariat Energie Atomique STACKED STRUCTURE, AND METHOD FOR MANUFACTURING THE SAME
JP2007500435A (en) 2003-07-29 2007-01-11 エス.オー.アイ.テック、シリコン、オン、インシュレター、テクノロジーズ A method for obtaining thin layers with improved properties by co-implantation and thermal annealing.
FR2858462B1 (en) 2003-07-29 2005-12-09 Soitec Silicon On Insulator PROCESS FOR OBTAINING THIN LAYER OF IMPROVED QUALITY BY CO-IMPLANTATION AND THERMAL RECEIVER
FR2858715B1 (en) 2003-08-04 2005-12-30 Soitec Silicon On Insulator METHOD FOR DETACHING SEMICONDUCTOR LAYER
FR2858875B1 (en) 2003-08-12 2006-02-10 Soitec Silicon On Insulator METHOD FOR MAKING THIN LAYERS OF SEMICONDUCTOR MATERIAL FROM A DONOR WAFER
FR2860178B1 (en) 2003-09-30 2005-11-04 Commissariat Energie Atomique METHOD OF SEPARATING GLUE PLATES BETWEEN THEM TO CONSTITUTE A STACKED STRUCTURE.
FR2860842B1 (en) 2003-10-14 2007-11-02 Tracit Technologies PROCESS FOR PREPARING AND ASSEMBLING SUBSTRATES
TWI290342B (en) * 2003-11-18 2007-11-21 United Soi Corp A method to fabricate a thin film on a substrate
US7462526B2 (en) 2003-11-18 2008-12-09 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7354815B2 (en) 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
JP4285244B2 (en) 2004-01-08 2009-06-24 株式会社Sumco Manufacturing method of SOI wafer
US20050150597A1 (en) 2004-01-09 2005-07-14 Silicon Genesis Corporation Apparatus and method for controlled cleaving
FR2867310B1 (en) 2004-03-05 2006-05-26 Soitec Silicon On Insulator TECHNIQUE FOR IMPROVING THE QUALITY OF A THIN LAYER TAKEN
US7282449B2 (en) 2004-03-05 2007-10-16 S.O.I.Tec Silicon On Insulator Technologies Thermal treatment of a semiconductor layer
FR2868599B1 (en) 2004-03-30 2006-07-07 Soitec Silicon On Insulator OPTIMIZED SC1 CHEMICAL TREATMENT FOR CLEANING PLATELETS OF SEMICONDUCTOR MATERIAL
US7390724B2 (en) 2004-04-12 2008-06-24 Silicon Genesis Corporation Method and system for lattice space engineering
US20050247668A1 (en) 2004-05-06 2005-11-10 Silicon Genesis Corporation Method for smoothing a film of material using a ring structure
EP1605498A1 (en) 2004-06-11 2005-12-14 S.O.I. Tec Silicon on Insulator Technologies S.A. A method of manufacturing a semiconductor wafer
US7265030B2 (en) 2004-07-20 2007-09-04 Sharp Laboratories Of America, Inc. Method of fabricating silicon on glass via layer transfer
US7094666B2 (en) 2004-07-29 2006-08-22 Silicon Genesis Corporation Method and system for fabricating strained layers for the manufacture of integrated circuits
US7078317B2 (en) 2004-08-06 2006-07-18 Silicon Genesis Corporation Method and system for source switching and in-situ plasma bonding
US7326629B2 (en) 2004-09-10 2008-02-05 Agency For Science, Technology And Research Method of stacking thin substrates by transfer bonding
CN101027769B (en) 2004-09-21 2017-06-23 Soitec公司 Transfer method with the treatment to wanting bonding surface
CN101027768B (en) 2004-09-21 2010-11-03 S.O.I.Tec绝缘体上硅技术公司 Thin layer transfer method wherein a co-implantation step is performed according to conditions avoiding blisters formation and limiting roughness
US7179719B2 (en) 2004-09-28 2007-02-20 Sharp Laboratories Of America, Inc. System and method for hydrogen exfoliation
FR2875947B1 (en) 2004-09-30 2007-09-07 Tracit Technologies NOVEL STRUCTURE FOR MICROELECTRONICS AND MICROSYSTEMS AND METHOD OF MAKING SAME
US7399680B2 (en) 2004-11-24 2008-07-15 Silicon Genesis Corporation Method and structure for implanting bonded substrates for electrical conductivity
US7547609B2 (en) 2004-11-24 2009-06-16 Silicon Genesis Corporation Method and structure for implanting bonded substrates for electrical conductivity
FR2880189B1 (en) 2004-12-24 2007-03-30 Tracit Technologies Sa METHOD FOR DEFERRING A CIRCUIT ON A MASS PLAN
US7919391B2 (en) 2004-12-24 2011-04-05 S.O.I.Tec Silicon On Insulator Technologies Methods for preparing a bonding surface of a semiconductor wafer
US8138061B2 (en) 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
FR2881573B1 (en) 2005-01-31 2008-07-11 Soitec Silicon On Insulator METHOD OF TRANSFERRING A THIN LAYER FORMED IN A SUBSTRATE HAVING GAPS AMAS
WO2006082469A1 (en) 2005-02-03 2006-08-10 S.O.I.Tec Silicon On Insulator Technologies Method for applying a high temperature treatment to a semimiconductor wafer
US7772088B2 (en) 2005-02-28 2010-08-10 Silicon Genesis Corporation Method for manufacturing devices on a multi-layered substrate utilizing a stiffening backing substrate
FR2884647B1 (en) 2005-04-15 2008-02-22 Soitec Silicon On Insulator TREATMENT OF SEMICONDUCTOR PLATES
DE602005009159D1 (en) 2005-06-10 2008-10-02 Soitec Silicon On Insulator Calibration method for thermal treatment equipment
US7674687B2 (en) 2005-07-27 2010-03-09 Silicon Genesis Corporation Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process
US20070032044A1 (en) 2005-08-08 2007-02-08 Silicon Genesis Corporation Method and structure for fabricating devices using one or more films provided by a layer transfer process and etch back
US20070029043A1 (en) 2005-08-08 2007-02-08 Silicon Genesis Corporation Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process
US7166520B1 (en) 2005-08-08 2007-01-23 Silicon Genesis Corporation Thin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer process
US7427554B2 (en) 2005-08-12 2008-09-23 Silicon Genesis Corporation Manufacturing strained silicon substrates using a backing material
US7479441B2 (en) 2005-10-14 2009-01-20 Silicon Genesis Corporation Method and apparatus for flag-less water bonding tool
TWI261316B (en) 2005-12-28 2006-09-01 Ind Tech Res Inst Wafer bonding method
FR2897982B1 (en) 2006-02-27 2008-07-11 Tracit Technologies Sa METHOD FOR MANUFACTURING PARTIALLY-LIKE STRUCTURES, COMPRISING AREAS CONNECTING A SURFACE LAYER AND A SUBSTRATE
FR2898431B1 (en) * 2006-03-13 2008-07-25 Soitec Silicon On Insulator METHOD FOR MANUFACTURING THIN FILM
US7863157B2 (en) 2006-03-17 2011-01-04 Silicon Genesis Corporation Method and structure for fabricating solar cells using a layer transfer process
US7371662B2 (en) 2006-03-21 2008-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming a 3D interconnect and resulting structures
FR2899380B1 (en) 2006-03-31 2008-08-29 Soitec Sa METHOD FOR REVELATING CRYSTALLINE DEFECTS IN A MASSIVE SUBSTRATE
US7598153B2 (en) 2006-03-31 2009-10-06 Silicon Genesis Corporation Method and structure for fabricating bonded substrate structures using thermal processing to remove oxygen species
US7948034B2 (en) 2006-06-22 2011-05-24 Suss Microtec Lithography, Gmbh Apparatus and method for semiconductor bonding
US20080124895A1 (en) 2006-06-23 2008-05-29 Shih-Shou Lo Wafer bonding method
US7385283B2 (en) 2006-06-27 2008-06-10 Taiwan Semiconductor Manufacturing Co., Ltd. Three dimensional integrated circuit and method of making the same
FR2903809B1 (en) 2006-07-13 2008-10-17 Soitec Silicon On Insulator THERMAL TREATMENT OF INTERFACE STABILIZATION E COLLAGE.
US8153513B2 (en) 2006-07-25 2012-04-10 Silicon Genesis Corporation Method and system for continuous large-area scanning implantation process
US7361574B1 (en) 2006-11-17 2008-04-22 Sharp Laboratories Of America, Inc Single-crystal silicon-on-glass from film transfer
US7732301B1 (en) * 2007-04-20 2010-06-08 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
JP5152181B2 (en) 2007-05-18 2013-02-27 三菱瓦斯化学株式会社 Powder supply apparatus, powder filling and packaging machine, and method for manufacturing powder package
EP2009687B1 (en) * 2007-06-29 2016-08-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing an SOI substrate and method of manufacturing a semiconductor device
JP5090117B2 (en) 2007-09-28 2012-12-05 太陽誘電株式会社 Electronic components
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051483A (en) * 1996-11-12 2000-04-18 International Business Machines Corporation Formation of ultra-shallow semiconductor junction using microwave annealing
US20060110844A1 (en) * 2004-11-19 2006-05-25 Sharp Laboratories Of America, Inc. Fabrication of thin film germanium infrared sensor by bonding to silicon wafer
US20080290409A1 (en) * 2007-05-25 2008-11-27 International Business Machines Corporation Halo-first ultra-thin soi fet for superior short channel control
US20100120263A1 (en) * 2008-11-12 2010-05-13 Hsueh Fu-Kuo Microwave activation annealing process

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10546965B2 (en) 2013-12-05 2020-01-28 The Board Of Regents Of The University Of Oklahoma Thermophotovoltaic materials, methods of deposition, and devices

Also Published As

Publication number Publication date
US20100193897A1 (en) 2010-08-05
JP2012517123A (en) 2012-07-26
TW201036039A (en) 2010-10-01
US7927975B2 (en) 2011-04-19
EP2394292A2 (en) 2011-12-14
WO2010091200A3 (en) 2010-12-02
WO2010091200A2 (en) 2010-08-12
US20110193190A1 (en) 2011-08-11
CN102341890A (en) 2012-02-01
CN102341890B (en) 2014-08-27
KR20110120310A (en) 2011-11-03
JP5316824B2 (en) 2013-10-16
EP2394292A4 (en) 2013-12-04
TWI423309B (en) 2014-01-11
KR101597386B1 (en) 2016-02-24
US8389385B2 (en) 2013-03-05

Similar Documents

Publication Publication Date Title
US8389385B2 (en) Semiconductor material manufacture
US6890838B2 (en) Gettering technique for wafers made using a controlled cleaving process
US6486008B1 (en) Manufacturing method of a thin film on a substrate
US7183179B2 (en) System and method for hydrogen exfoliation gettering
US20120003815A1 (en) Semiconductor structure and method of fabricating the same
US7466011B2 (en) Cleaved silicon substrate active device
US20070117350A1 (en) Strained silicon on insulator (ssoi) with layer transfer from oxidized donor
CN104517883B (en) A kind of method that utilization ion implantation technique prepares semiconductor-on-insulator (ssoi) material
JP5261960B2 (en) Manufacturing method of semiconductor substrate
CN106601663B (en) SOI substrate and preparation method thereof
TW200532779A (en) Method of manufacturing a semiconductor on a silicon on insulator (SOI) substrate using solid epitaxial regrowth (SPER) and semiconductor device made thereby
US10014210B2 (en) SOI substrate and manufacturing method thereof
US20110207306A1 (en) Semiconductor structure made using improved ion implantation process
US10170356B2 (en) SOI substrate and manufacturing method thereof
US8062956B2 (en) Semiconductor on insulator and methods of forming same using temperature gradient in an anodic bonding process
US20170256441A1 (en) Soi substrate and manufacturing method thereof
US20230215760A1 (en) Method for manufacturing a semiconductor-on-insulator substrate for radiofrequency applications
JP2023526902A (en) Method for manufacturing semiconductor-on-insulator substrates for high frequency applications
KR20110123963A (en) Method for fabricating silicon-on-insulator wafer

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION