US20130175618A1 - Finfet device - Google Patents

Finfet device Download PDF

Info

Publication number
US20130175618A1
US20130175618A1 US13343805 US201213343805A US2013175618A1 US 20130175618 A1 US20130175618 A1 US 20130175618A1 US 13343805 US13343805 US 13343805 US 201213343805 A US201213343805 A US 201213343805A US 2013175618 A1 US2013175618 A1 US 2013175618A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
fin
semiconductor layer
semiconductor
disposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13343805
Inventor
Kangguo Cheng
Balasubramanian S. Haran
Shom Ponoth
Theodorus E. Standaert
Tenko Yamashita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H01L21/845Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823821Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • H01L27/1211Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes

Abstract

A method for fabricating a field effect transistor device includes removing a portion of a first semiconductor layer and a first insulator layer to expose a portion of a second semiconductor layer, wherein the second semiconductor layer is disposed on a second insulator layer, the first insulator layer is disposed on the second semiconductor layer, and the first semiconductor layer is disposed on the first insulator layer, removing portions of the first semiconductor layer to form a first fin disposed on the first insulator layer and removing portions of the second semiconductor layer to form a second fin disposed on the second insulator layer, and forming a first gate stack over a portion of the first fin and forming a second gate stack over a portion of the second fin.

Description

    FIELD OF INVENTION
  • The present invention relates generally to field effect transistor devices, and more specifically, to finFET devices.
  • DESCRIPTION OF RELATED ART
  • Field effect transistor (FET) devices may be fabricated using fins that may define channel regions and source/drain and extensions of the FET device. Such finFET devices are often fabricated from a crystalline material such as, for example, silicon or germanium, that is disposed on an insulator layer. The crystalline material has a crystalline orientation that may be defined by Miller indices. The orientation of the fins relative to the crystalline orientation of the crystalline material, or the type of crystalline material used to fabricate the fins may affect the performance of the devices depending on the type of device that is fabricated. For example, nFET devices tend to have desirable performance characteristics (e.g., mobility) when the fin is formed on a crystalline surface having a (100) orientation while pFET devices tend to have desirable performance characteristics when formed on a surface having a (110) orientation. The use of different materials, regardless of crystalline orientation, may also result in desirable performance characteristics for nFET and pFET devices.
  • BRIEF SUMMARY
  • According to one embodiment of the present invention, a method for fabricating a field effect transistor device includes removing a portion of a first semiconductor layer and a first insulator layer to expose a portion of a second semiconductor layer, wherein the second semiconductor layer is disposed on a second insulator layer, the first insulator layer is disposed on the second semiconductor layer, and the first semiconductor layer is disposed on the first insulator layer, removing portions of the first semiconductor layer to form a first fin disposed on the first insulator layer and removing portions of the second semiconductor layer to form a second fin disposed on the second insulator layer, and forming a first gate stack over a portion of the first fin and forming a second gate stack over a portion of the second fin.
  • According to another embodiment of the present invention, method for fabricating a field effect transistor device includes removing a portion of a first semiconductor layer and a first insulator layer to expose a portion of a second semiconductor layer, wherein the second semiconductor layer is disposed on a second insulator layer, the first insulator layer is disposed on the second semiconductor layer, and the first semiconductor layer is disposed on the first insulator layer, forming a spacer on a portion of the first semiconductor layer, adjacent to the first insulator layer, and the first semiconductor layer, growing a layer of epitaxial semiconductor material on exposed portions of the second semiconductor layer, removing portions of the first semiconductor layer to form a first fin disposed on the first insulator layer, and removing portions of the layer of epitaxial semiconductor material and the second semiconductor layer to form a second fin disposed on the second insulator layer, and forming a first gate stack over a portion of the first fin and forming a second gate stack over a portion of the second fin.
  • According to yet another embodiment of the present invention, a field effect transistor device includes a substrate, a first insulator layer disposed on the substrate, a semiconductor layer disposed on the first insulator layer, a second insulator layer disposed on the semiconductor layer, a first finFET device disposed on the first insulator layer, and a second finFET device disposed on the second insulator layer.
  • Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
  • FIGS. 1-6 illustrate an exemplary method for fabricating an exemplary embodiment of a finFET device, in this regard:
  • FIG. 1 illustrates a side cut away view of a semiconductor on insulator (SOI) wafer;
  • FIG. 2 illustrates the resultant structure following the patterning of a lithographic mask;
  • FIG. 3 illustrates the formation of a hardmask layer;
  • FIG. 4 illustrates the resultant structure following an etching process;
  • FIG. 5 illustrates a top view following the removal of the hardmask layer and the patterning of a first gate stack and a second gate stack; and
  • FIG. 6 illustrates a side-cut away view along the line 6 of FIG. 5.
  • FIG. 7 illustrates an alternate exemplary embodiment of finFET devices.
  • FIGS. 8-9 illustrate an alternate fabrication method and resultant structure for finFET devices, in this regard:
  • FIG. 8 illustrates a top view following the patterning of gate stacks; and
  • FIG. 9 illustrates a side cut away view along the line 9 of FIG. 8.
  • FIG. 10 illustrates an alternate exemplary embodiment of finFET devices.
  • FIGS. 11-13 illustrate an alternate fabrication method and resultant structure of finFET devices, in this regard:
  • FIG. 11 illustrates the formation of a spacer;
  • FIG. 12 illustrates the epitaxial growth of semiconductor material; and
  • FIG. 13 illustrates the resultant structure following the patterning of fins and gate stacks.
  • FIG. 14 illustrates an alternate embodiment of a resultant finFET device with a hardmask layer.
  • DETAILED DESCRIPTION
  • A finFET semiconductor device is a field effect transistor in which the body of the field effect transistor that contains the channel is present in a fin structure. As used herein, a “fin structure” refers to a semiconductor material, which is employed as the body of a semiconductor device, in which the gate structure is positioned around the fin structure such that charge flows down the channel on the two sidewalls of the fin structure and optionally along the top surface of the fin structure.
  • It may be desirable to form finFet devices on a substrate that include different materials or similar materials having different crystalline orientations used to form the fins. For example, it may be desirable to form an n-FET device with fins formed from a crystalline material, such as, for example, Si, Ge, or SiGe having a (100) Miller indices orientation, while it may be desirable to form a p-FET device with fins formed from a crystalline material having a different orientation, such as, for example (110). Such orientations for the respective devices may improve the performance characteristics (e.g., charge mobility) of the respective devices. Alternatively, different types of semiconductor materials, such as, for example, Si, Ge, SiGe or III-V type materials may be used to form finFET devices on a substrate, with or without consideration of the crystalline orientation of the different semiconductor materials used for the respective devices. The methods described below include methods for fabricating finFET devices on a substrate, where the fins are formed from similar materials having different crystalline orientations, from different materials, or from different materials having different crystalline orientations.
  • FIGS. 1-6 illustrate an exemplary method for fabricating an exemplary embodiment of a finFET device. Referring to FIG. 1, a side cut away view of a semiconductor on insulator (SOI) wafer 101 is shown that includes a substrate layer 100 with a second insulator layer 102 disposed on the substrate layer 100. A second semiconductor layer 104 is disposed on the second insulator layer 102. A first insulator layer 106 is disposed on the second semiconductor layer 104, and a first semiconductor layer 108 is disposed on the first insulator layer 106. The substrate layer 100 may include, for example, a silicon material. The first and second insulator layers 106 and 102 may include, for example, a buried oxide (BOX) or other insulating material such as, for example, silicon oxide, silicon nitride, silicon oxynitride, high-k materials, or any combination of these materials. Examples of high-k materials include, but are not limited to, metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
  • The SOI wafer 101 may be formed utilizing standard processes including for example, SIMOX (separation by ion implantation of oxygen), wafer bonding and layer transfer, or combination of those techniques. When a layer transfer process is employed, an optional thinning step may follow the bonding of two semiconductor wafers together. The optional thinning step reduces the thickness of the semiconductor layer to a layer having a thickness that is more desirable.
  • The second semiconductor layer 104 and the first semiconductor layer 108 may include any type of semiconductor material such as, for example, Si, Ge, SiGe, type III-V materials, and/or type II-VI materials. The second semiconductor layer 104 and the first semiconductor layer 108 may be similar materials having different crystalline orientations, different materials having similar crystalline orientations, or different materials having different crystalline orientations, or similar materials having similar crystalline orientations. In the illustrated exemplary embodiment, the second semiconductor layer 104 is formed from a semiconductor material having a (110) (using Miller index notation) crystalline orientation while the first semiconductor layer 108 is formed from a semiconductor material having a (100) crystalline orientation.
  • FIG. 2 illustrates the resultant structure following the patterning of a lithographic mask 202 over a portion of the first semiconductor layer 108. Following the patterning of the lithographic mask 202, exposed portions of the first semiconductor layer 108 and the first insulator layer 106 are removed using a suitable etching process. Suitable etching processes may include, for example, a dry etching process, a reactive ion etching (RIE) process, or a wet etching process. The lithographic mask 202 may include a softmask material such as photoresist, a hardmask material such as silicon nitride, or a combination of so ftmask and hardmask.
  • FIG. 3 illustrates the formation of a hardmask layer 302 over exposed portions of the second semiconductor layer 104 and the first semiconductor layer 108. Once, the lithographic mask 202 (of FIG. 2) has been removed, the hardmask layer 302 may be formed by, for example, a spin-on deposition, chemical vapor deposition (CVD), or plasma enhanced chemical vapor deposition (PECVD) process, and may include silicon nitride, silicon oxide, silicon oxynitride, amorphous carbon, or any suitable combination of those materials. The hardmask layer 302 may include a single layer of material or multiple layers of materials. Following the formation of the hardmask layer 302, a lithographic mask 304 is patterned on portions of the hardmask layer 302. The exposed portions of the hardmask layer 302 may be removed by an etching process to expose portions of the second semiconductor layer 104 and the first semiconductor layer 108.
  • FIG. 4 illustrates the resultant structure following an etching process such as, for example, RIE or sidewall image transfer, that removes exposed portions of the second semiconductor layer 104 and the first semiconductor layer 108 (of FIG. 3) to pattern a second fin 404 and a first fin 408, where the second fin 404 is disposed on the second insulator layer 102, and the first fin 408 is disposed on the first insulator layer 106.
  • FIG. 5 illustrates a top view following the removal of the hardmask layer 302 (of FIG. 4) and the patterning of a second gate stack 501 having a gate conductor 504 patterned over the second fin 404 and a portion of the second insulator layer 102, and a first gate stack 503 having a gate conductor 502 patterned over the first fin 408 and a portion of the first insulator layer 106. In one embodiment, the first fin 408 and the second fin 404 are substantially parallel. In one embodiment, the first gate stack 503 and the second gate stack 501 are oriented in a substantially the same direction. Having all fins oriented in the same direction and all gates oriented in another same direction greatly eases the device design and fabrication.
  • FIG. 6 illustrates a side-cut away view along the line 6 (of FIG. 5). The first and second gate stacks 501, 503 include a gate dielectric layer 602 disposed on portions of the second fin 404 and first fin 408, respectively, and the gate conductor 502 and 504 is patterned on the dielectric layer 602. Although shown in FIG. 6 that the first and the second gate stacks have the same dielectric layer 602, it is also conceived that the first and the second gate stacks may have different dielectric layer to achieve different device characteristics. The gate conductor 502 and 504 may comprise the same or different materials.
  • The gate dielectric may include silicon oxide, silicon nitride, silicon oxynitride, high-k materials, or any combination of these materials. Examples of high-k materials include but are not limited to metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. The high-k may further include dopants such as lanthanum, aluminum.
  • The gate conductor material may include polycrystalline or amorphous silicon, germanium, silicon germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, zirconium, cobalt, copper, aluminum, lead, platinum, tin, silver, gold), a conducting metallic compound material (e.g., tantalum nitride, titanium nitride, tungsten silicide, tungsten nitride, ruthenium oxide, cobalt silicide, nickel silicide), carbon nanotube, conductive carbon, or any suitable combination of these materials. The conductive material may further comprise dopants that are incorporated during or after deposition.
  • FIG. 7 illustrates an alternate exemplary embodiment, where following the deposition of the gate conductor material layer, and prior to patterning the gate stacks 501 and 503, a planarization process such as, for example, chemical mechanical polishing (CMP) is performed on the gate conductor material layer. Following the planarization process, the gate stacks 501 and 503 are patterned using, for example, a lithographic and etching process. The resultant structure includes gate stacks 503 and 501 having substantially coplanar top surfaces 701 and 703.
  • Following the patterning of the gate stacks 501 and 503 as described above, spacers may be formed adjacent to the gate stacks 501 and 503 and over portions of the fins 404 and 408. Source/drain and extensions may be formed in the exposed fins 404 and 408 by any suitable doping process, such as, for example, ion implantation, gas phase doping, in-situ doped epitaxy growth, solid phase doping, plasma doping, and any suitable combination of those techniques. The dopants may include any suitable or desired n-type or p-type dopants or combination of dopants. The fins 404 and 408 may be doped with different types of dopants such that, for example, the fin 404 and gate stack 501 become a pFET device, while the fin 408 and gate stack 503 become an nFET device. Alternatively, the fin 404 and gate stack 501 become an nFET device, while the fin 408 and gate stack 503 become a pFET device. The different dopants may be implanted using, for example, a succession of masking and implantation processes, and/or an angled ion implantation process. In an alternative embodiment, the fins 404 and 408 may be doped with same types of dopants but different amount of dopants such that both finFETs have the same device type but different device characteristics such as different threshold voltages. In some embodiments, the portion of under the gate stack may also be doped to adjust device characteristics. Neither, one, or both fins may be doped. Epitaxy growth (not shown) may be performed to thicken fins in the source/drain to reduce source/drain resistance. Another purpose of the epitaxy growth may be to merge source/drain of adjacent multiple finFETs to handle high electrical current.
  • Following the ion implantation process, annealing and the formation of a silicide (not shown) over Source/drain and extensions of the devices may be performed. A capping layer (not shown) and conductive contacts (not shown) may also be formed following salicidation (self-aligned silicidation).
  • FIGS. 8-9 illustrate an alternate fabrication method and resultant structure for finFET devices. In this regard, the methods described above in FIGS. 1-4 have been performed such that the fins 404 and 408 with the hardmask layer 302 disposed on the fins 404 and 408 have been formed. FIG. 8 illustrates a top view following the patterning of gate stacks 501 and 503 over portions of the second insulator layer 102 and the first insulator layer 106, and the second fin 404 and the first fin 408 respectively.
  • FIG. 9 illustrates a side cut away view along the line 9 (of FIG. 8). The dielectric layer 602 has been patterned over the second fin 404 and the first fin 408, and the hardmask layer 302. The gate conductors 502 and 504 have been patterned over the dielectric layer 602 in a similar manner as described above.
  • FIG. 10 illustrates an alternate exemplary embodiment, where following the deposition of the gate conductor material layer, and prior to patterning the gate stacks 501 and 503, a planarization process such as, for example, chemical mechanical polishing (CMP) is performed on the gate conductor material layer. Following the planarization process, the gate stacks 501 and 503 are patterned using, for example, a lithographic and etching process. The resultant structure includes gate stacks 501 and 503 having substantially coplanar top surfaces 701 and 703.
  • FIGS. 11-13 illustrate an alternate fabrication method and resultant structure of finFET devices. In this regard, the methods described above in FIGS. 1-2 have been performed. Referring to FIG. 11, following the removal of portions of the second insulating layer 106 and the first semiconductor layer 108, a spacer 1102 is formed on the second semiconductor layer 104, adjacent to the second insulating layer 106, and the first semiconductor layer 108. The spacer may include, for example, a nitride or oxide material, and may be formed by, for example, a conformal deposition process such as, a CVD, or PECVD, followed by an etching process, such as, an anisotropic etching process.
  • FIG. 12 illustrates the resultant structure following the epitaxial growth of semiconductor material 1202 that is seeded by exposed portions of the second semiconductor layer 104. In the illustrated embodiment the epitaxially grown semiconductor material 1202 is a material similar to the second semiconductor layer 104 and has a similar crystalline orientation.
  • FIG. 13 illustrates the resultant structure following the removal of the lithographic mask 202, the spacer 1102, and the hardmask layer 302 (not shown), and the patterning of the fins 404 and 408 and the gate stacks 501 and 503 using similar methods as described above.
  • FIG. 14 illustrates an alternate embodiment of a resultant structure following the removal of the lithographic mask 202 and the spacer 1102 and the patterning of the fins 404 and 408 and the gate stacks 501 and 503 using similar methods as described above, however the hardmask layer 302 has not been removed prior to the patterning of the fins 404 and 408 and the gate stacks 501 and 503.
  • Though the illustrated exemplary methods and embodiments described above illustrate the formation of two fins and gate stack arrangements, one of ordinary skill in the art would understand that any number of finFET devices may be fabricated on each of the insulator layers 102 and 106 using similar methods as described above.
  • The described exemplary methods and embodiments provide for finFETs having fins with different materials and/or different crystalline orientations to be fabricated on an SOI wafer.
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.
  • The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
  • The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
  • While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

Claims (20)

    What is claimed is:
  1. 1. A method for fabricating a field effect transistor device, the method comprising:
    removing a portion of a first semiconductor layer and a first insulator layer to expose a portion of a second semiconductor layer, wherein the second semiconductor layer is disposed on a second insulator layer, the first insulator layer is disposed on the second semiconductor layer, and the first semiconductor layer is disposed on the first insulator layer;
    removing portions of the first semiconductor layer to form a first fin disposed on the first insulator layer and removing portions of the second semiconductor layer to form a second fin disposed on the second insulator layer; and
    forming a first gate stack over a portion of the first fin and forming a second gate stack over a portion of the second fin.
  2. 2. The method of claim 1, wherein the removing portions of the first semiconductor layer to form the first fin disposed on the first insulator layer and removing portions of the second semiconductor layer to form the second fin disposed on the second insulator layer comprises:
    depositing a hardmask layer over exposed portions of the first semiconductor layer and the second semiconductor layer;
    removing portions of the hardmask layer to expose portions of the first semiconductor layer and the second semiconductor layer; and
    removing exposed portions of the first semiconductor layer and the second semiconductor layer.
  3. 3. The method of claim 2, further comprising removing exposed portions of the hardmask layer following the removing the exposed portions of the first semiconductor layer and the second semiconductor layer.
  4. 4. The method of claim 1, wherein the forming the first gate stack over the portion of the first fin and forming the second gate stack over the portion of the second fin comprises:
    depositing a dielectric layer over exposed portions of the first insulator layer, the first fin, the second insulator layer, and the second fin;
    depositing a gate conductor layer over the dielectric layer;
    patterning a mask over portions of the gate conductor layer; and
    removing exposed portions of the gate conductor layer and the dielectric layer.
  5. 5. The method of claim 4, further comprising performing a planarization process on the gate conductor layer prior to patterning the mask over portions of the gate conductor layer.
  6. 6. The method of claim 1, wherein the first semiconductor layer is arranged with a first crystalline orientation, and the second semiconductor layer is arranged with a second crystalline orientation, the first crystalline orientation is dissimilar from the second crystalline orientation.
  7. 7. The method of claim 1, wherein the first semiconductor layer is dissimilar from the second semiconductor layer.
  8. 8. A method for fabricating a field effect transistor device, the method comprising:
    removing a portion of a first semiconductor layer and a first insulator layer to expose a portion of a second semiconductor layer, wherein the second semiconductor layer is disposed on a second insulator layer, the first insulator layer is disposed on the second semiconductor layer, and the first semiconductor layer is disposed on the first insulator layer;
    forming a spacer on a portion of the first semiconductor layer, adjacent to the first insulator layer, and the first semiconductor layer;
    growing a layer of epitaxial semiconductor material on exposed portions of the second semiconductor layer;
    removing portions of the first semiconductor layer to form a first fin disposed on the first insulator layer, and removing portions of the layer of epitaxial semiconductor material and the second semiconductor layer to form a second fin disposed on the second insulator layer; and
    forming a first gate stack over a portion of the first fin and forming a second gate stack over a portion of the second fin.
  9. 9. The method of claim 8, wherein the removing portions of the first semiconductor layer to form the first fin disposed on the first insulator layer and removing portions of the second semiconductor layer to form the second fin disposed on the second insulator layer comprises:
    depositing a hardmask layer over exposed portions of the first semiconductor layer and the second semiconductor layer;
    removing portions of the hardmask layer to expose portions of the first semiconductor layer and the second semiconductor layer; and
    removing exposed portions of the first semiconductor layer and the second semiconductor layer.
  10. 10. The method of claim 9, further comprising removing exposed portions of the hardmask layer following the removing the exposed portions of the first semiconductor layer and the second semiconductor layer.
  11. 11. The method of claim 8, wherein the forming the first gate stack over the portion of the first fin and forming the second gate stack over the portion of the second fin comprises:
    depositing a dielectric layer over exposed portions of the first insulator layer, the first fin, the second insulator layer, and the second fin;
    depositing a gate conductor layer over the dielectric layer;
    patterning a mask over portions of the gate conductor layer; and
    removing exposed portions of the gate conductor layer and the dielectric layer.
  12. 12. The method of claim 9, wherein the forming the first gate stack over the portion of the first fin and forming the second gate stack over the portion of the second fin comprises:
    depositing a dielectric layer over exposed portions of the first insulator layer, the first fin, the second insulator layer, the second fin, and the hardmask layer;
    depositing a gate conductor layer over the dielectric layer;
    patterning a mask over portions of the gate conductor layer; and
    removing exposed portions of the gate conductor layer and the dielectric layer.
  13. 13. The method of claim 11, further comprising performing a planarization process on the gate conductor layer prior to patterning the mask over portions of the gate conductor layer.
  14. 14. The method of claim 12, further comprising performing a planarization process on the gate conductor layer prior to patterning the mask over portions of the gate conductor layer.
  15. 15. The method of claim 8, further comprising:
    patterning a masking material over portions of the first semiconductor layer prior to removing the portion of the first semiconductor layer and the first insulator layer; and
    removing the masking material following growing the layer of epitaxial semiconductor material.
  16. 16. A field effect transistor device comprising:
    a substrate;
    a first insulator layer disposed on the substrate;
    a semiconductor layer disposed on the first insulator layer;
    a second insulator layer disposed on the semiconductor layer;
    a first finFET device disposed on the first insulator layer; and
    a second finFET device disposed on the second insulator layer.
  17. 17. The device of claim 16, wherein the first finFet device includes a fin including a first semiconductor material and a gate portion arranged substantially perpendicular to the fin, the second finFet device includes a fin including a second semiconductor material and a gate portion arranged substantially perpendicular to the fin, and the semiconductor layer includes the first semiconductor material, wherein the fin of the first finFet device is substantially parallel to the fin of the second finFet device.
  18. 18. The device of claim 17, wherein the first semiconductor material is arranged with a first crystalline orientation, and the second semiconductor material is arranged with a second crystalline orientation, the first crystalline orientation is dissimilar from the second crystalline orientation.
  19. 19. The device of claim 17, wherein a height of the fin of the first finFet device is substantially similar to a height of the fin of the second finFet device.
  20. 20. The device of claim 17, wherein a height of the fin of the first finFet device is substantially dissimilar to a height of the fin of the second finFet device.
US13343805 2012-01-05 2012-01-05 Finfet device Abandoned US20130175618A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13343805 US20130175618A1 (en) 2012-01-05 2012-01-05 Finfet device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US13343805 US20130175618A1 (en) 2012-01-05 2012-01-05 Finfet device
US14190611 US9190465B2 (en) 2012-01-05 2014-02-26 FinFET device
US14696534 US9406570B2 (en) 2012-01-05 2015-04-27 FinFET device
US14696605 US9257350B2 (en) 2012-01-05 2015-04-27 Manufacturing process for finFET device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14190611 Division US9190465B2 (en) 2012-01-05 2014-02-26 FinFET device

Publications (1)

Publication Number Publication Date
US20130175618A1 true true US20130175618A1 (en) 2013-07-11

Family

ID=48743342

Family Applications (4)

Application Number Title Priority Date Filing Date
US13343805 Abandoned US20130175618A1 (en) 2012-01-05 2012-01-05 Finfet device
US14190611 Active US9190465B2 (en) 2012-01-05 2014-02-26 FinFET device
US14696534 Active US9406570B2 (en) 2012-01-05 2015-04-27 FinFET device
US14696605 Active US9257350B2 (en) 2012-01-05 2015-04-27 Manufacturing process for finFET device

Family Applications After (3)

Application Number Title Priority Date Filing Date
US14190611 Active US9190465B2 (en) 2012-01-05 2014-02-26 FinFET device
US14696534 Active US9406570B2 (en) 2012-01-05 2015-04-27 FinFET device
US14696605 Active US9257350B2 (en) 2012-01-05 2015-04-27 Manufacturing process for finFET device

Country Status (1)

Country Link
US (4) US20130175618A1 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140103452A1 (en) * 2012-10-15 2014-04-17 Marvell World Trade Ltd. Isolation components for transistors formed on fin features of semiconductor substrates
US20140151802A1 (en) * 2012-11-30 2014-06-05 International Business Machines Corporation Semiconductor Device Having SSOI Substrate
US20150054079A1 (en) * 2013-08-22 2015-02-26 Broadcom Corporation Three-Dimensional Field-Effect Transistor on Bulk Silicon Substrate
US20150129980A1 (en) * 2013-11-13 2015-05-14 United Microelectronics Corp. Semiconductor structure and manufacturing method thereof
US20150228670A1 (en) * 2014-02-11 2015-08-13 Lnternational Business Machines Corporation METHOD TO FORM DUAL CHANNEL GROUP III-V AND Si/Ge FINFET CMOS
US20150228669A1 (en) * 2014-02-11 2015-08-13 International Business Machines Corporation METHOD TO FORM GROUP III-V AND Si/Ge FINFET ON INSULATOR
US20160104708A1 (en) * 2014-10-10 2016-04-14 Juyoun Kim Semiconductor devices having active regions at different levels
US9324792B1 (en) * 2015-03-31 2016-04-26 International Business Machines Corporation FinFET including varied fin height
JP2017500758A (en) * 2013-12-09 2017-01-05 クアルコム,インコーポレイテッド System and method for fabricating a fin field effect transistor having a plurality of fins high
US20170018466A1 (en) * 2015-03-25 2017-01-19 International Business Machines Corporation Silicon-germanium finfet device with controlled junction
US9659130B2 (en) 2014-01-22 2017-05-23 Samsung Electronics Co., Ltd. Layout design system for generating layout design of semiconductor device
US9911619B1 (en) 2016-10-12 2018-03-06 Globalfoundries Inc. Fin cut with alternating two color fin hardmask

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140264374A1 (en) * 2013-03-14 2014-09-18 Infineon Technologies Ag Method for manufacturing a silicon carbide substrate for an electrical silicon carbide device, a silicon carbide substrate and an electrical silicon carbide device
US9559120B2 (en) * 2015-07-02 2017-01-31 International Business Machines Corporation Porous silicon relaxation medium for dislocation free CMOS devices
US9947592B2 (en) * 2015-11-16 2018-04-17 Taiwan Semiconductor Manufacturing Co., Ltd. FinFET devices and methods of forming the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050239242A1 (en) * 2004-04-23 2005-10-27 International Business Machines Corporation structure and method of manufacturing a finFet device having stacked fins
US20060292770A1 (en) * 2005-06-23 2006-12-28 Taiwan Semiconductor Manufacturing Company, Ltd. CMOS on SOI substrates with hybrid crystal orientations

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6657259B2 (en) 2001-12-04 2003-12-02 International Business Machines Corporation Multiple-plane FinFET CMOS
US7034362B2 (en) 2003-10-17 2006-04-25 International Business Machines Corporation Double silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) structures
US7291886B2 (en) 2004-06-21 2007-11-06 International Business Machines Corporation Hybrid substrate technology for high-mobility planar and multiple-gate MOSFETs
US7422956B2 (en) 2004-12-08 2008-09-09 Advanced Micro Devices, Inc. Semiconductor device and method of making semiconductor device comprising multiple stacked hybrid orientation layers
US7446350B2 (en) 2005-05-10 2008-11-04 International Business Machine Corporation Embedded silicon germanium using a double buried oxide silicon-on-insulator wafer
US7547637B2 (en) * 2005-06-21 2009-06-16 Intel Corporation Methods for patterning a semiconductor film
US7344962B2 (en) 2005-06-21 2008-03-18 International Business Machines Corporation Method of manufacturing dual orientation wafers
US20070257319A1 (en) * 2006-05-05 2007-11-08 Texas Instruments Incorporated Integrating high performance and low power multi-gate devices
US7521775B2 (en) * 2006-06-13 2009-04-21 Intel Corporation Protection of three dimensional transistor structures during gate stack etch
US7569857B2 (en) 2006-09-29 2009-08-04 Intel Corporation Dual crystal orientation circuit devices on the same substrate
US7560785B2 (en) * 2007-04-27 2009-07-14 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device having multiple fin heights
JP2009054705A (en) * 2007-08-24 2009-03-12 Toshiba Corp Semiconductor substrate, semiconductor device, and manufacturing method thereof
US7910994B2 (en) * 2007-10-15 2011-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for source/drain contact processing
EP2073267A1 (en) * 2007-12-19 2009-06-24 INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) Method of fabricating multi-gate semiconductor devices and devices obtained
US8211786B2 (en) 2008-02-28 2012-07-03 International Business Machines Corporation CMOS structure including non-planar hybrid orientation substrate with planar gate electrodes and method for fabrication
US20100176495A1 (en) 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers
US8587063B2 (en) 2009-11-06 2013-11-19 International Business Machines Corporation Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels
US8211772B2 (en) * 2009-12-23 2012-07-03 Intel Corporation Two-dimensional condensation for uniaxially strained semiconductor fins
US8513723B2 (en) * 2010-01-19 2013-08-20 International Business Machines Corporation Method and structure for forming high performance MOS capacitor along with fully depleted semiconductor on insulator devices on the same chip
US8889495B2 (en) * 2012-10-04 2014-11-18 International Business Machines Corporation Semiconductor alloy fin field effect transistor
US9093275B2 (en) 2013-10-22 2015-07-28 International Business Machines Corporation Multi-height multi-composition semiconductor fins

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050239242A1 (en) * 2004-04-23 2005-10-27 International Business Machines Corporation structure and method of manufacturing a finFet device having stacked fins
US20060292770A1 (en) * 2005-06-23 2006-12-28 Taiwan Semiconductor Manufacturing Company, Ltd. CMOS on SOI substrates with hybrid crystal orientations

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140103452A1 (en) * 2012-10-15 2014-04-17 Marvell World Trade Ltd. Isolation components for transistors formed on fin features of semiconductor substrates
US8946063B2 (en) * 2012-11-30 2015-02-03 International Business Machines Corporation Semiconductor device having SSOI substrate with relaxed tensile stress
US20140151802A1 (en) * 2012-11-30 2014-06-05 International Business Machines Corporation Semiconductor Device Having SSOI Substrate
US9391170B2 (en) * 2013-08-22 2016-07-12 Broadcom Corporation Three-dimensional field-effect transistor on bulk silicon substrate
US20150054079A1 (en) * 2013-08-22 2015-02-26 Broadcom Corporation Three-Dimensional Field-Effect Transistor on Bulk Silicon Substrate
US20150129980A1 (en) * 2013-11-13 2015-05-14 United Microelectronics Corp. Semiconductor structure and manufacturing method thereof
US9299843B2 (en) * 2013-11-13 2016-03-29 United Microelectronics Corp. Semiconductor structure and manufacturing method thereof
JP2017500758A (en) * 2013-12-09 2017-01-05 クアルコム,インコーポレイテッド System and method for fabricating a fin field effect transistor having a plurality of fins high
US9659130B2 (en) 2014-01-22 2017-05-23 Samsung Electronics Co., Ltd. Layout design system for generating layout design of semiconductor device
US9129863B2 (en) * 2014-02-11 2015-09-08 International Business Machines Corporation Method to form dual channel group III-V and Si/Ge FINFET CMOS
US9252157B2 (en) 2014-02-11 2016-02-02 International Business Machines Corporation Method to form group III-V and Si/Ge FINFET on insulator and integrated circuit fabricated using the method
US9123585B1 (en) * 2014-02-11 2015-09-01 International Business Machines Corporation Method to form group III-V and Si/Ge FINFET on insulator
US20150228669A1 (en) * 2014-02-11 2015-08-13 International Business Machines Corporation METHOD TO FORM GROUP III-V AND Si/Ge FINFET ON INSULATOR
US20150228670A1 (en) * 2014-02-11 2015-08-13 Lnternational Business Machines Corporation METHOD TO FORM DUAL CHANNEL GROUP III-V AND Si/Ge FINFET CMOS
US9515090B2 (en) 2014-02-11 2016-12-06 International Business Machines Corporation Method to form dual channel group III-V and Si/Ge FINFET CMOS and integrated circuit fabricated using the method
US9673198B2 (en) * 2014-10-10 2017-06-06 Samsung Electronics Co., Ltd. Semiconductor devices having active regions at different levels
US20160104708A1 (en) * 2014-10-10 2016-04-14 Juyoun Kim Semiconductor devices having active regions at different levels
US20170018466A1 (en) * 2015-03-25 2017-01-19 International Business Machines Corporation Silicon-germanium finfet device with controlled junction
US9922886B2 (en) * 2015-03-25 2018-03-20 International Business Machines Corporation Silicon-germanium FinFET device with controlled junction
US9362178B1 (en) * 2015-03-31 2016-06-07 International Business Machines Corporation FinFET including varied fin height
US9324792B1 (en) * 2015-03-31 2016-04-26 International Business Machines Corporation FinFET including varied fin height
US9911619B1 (en) 2016-10-12 2018-03-06 Globalfoundries Inc. Fin cut with alternating two color fin hardmask

Also Published As

Publication number Publication date Type
US9257350B2 (en) 2016-02-09 grant
US9190465B2 (en) 2015-11-17 grant
US9406570B2 (en) 2016-08-02 grant
US20150228672A1 (en) 2015-08-13 application
US20140175549A1 (en) 2014-06-26 application
US20150235909A1 (en) 2015-08-20 application

Similar Documents

Publication Publication Date Title
US20110175152A1 (en) Method and structure for forming high performance mos capacitor along with fully depleted semiconductor on insulator devices on the same chip
US20130285155A1 (en) Iii-v layers for n-type and p-type mos source-drain contacts
US8492228B1 (en) Field effect transistor devices having thick gate dielectric layers and thin gate dielectric layers
US8283653B2 (en) Non-planar germanium quantum well devices
US20040126975A1 (en) Double gate semiconductor device having separate gates
US20130277752A1 (en) Self-aligned contact metallization for reduced contact resistance
US8735993B2 (en) FinFET body contact and method of making same
US20140061820A1 (en) Bulk finfet with controlled fin height and high-k liner
US20120043623A1 (en) Method and structure for forming high-k/metal gate extremely thin semiconductor on insulator device
US20140106528A1 (en) Finfet circuits with various fin heights
US20080135935A1 (en) Dual structure finfet and method of manufacturing the same
US20100163970A1 (en) Trigate transistor having extended metal gate electrode
US20120280250A1 (en) Spacer as hard mask scheme for in-situ doping in cmos finfets
US20150069328A1 (en) Stacked nanowire device with variable number of nanowire channels
US20130001706A1 (en) Method and Structure for Low Resistive Source and Drain Regions in a Replacement Metal Gate Process Flow
US20140284719A1 (en) Method and structure for finfet cmos
US20150295084A1 (en) Crystalline multiple-nanosheet strained channel fets and methods of fabricating the same
US20110127608A1 (en) Extremely thin semiconductor on insulator semiconductor device with suppressed dopant segregation
US20150137181A1 (en) Stress inducing contact metal in finfet cmos
US20120256238A1 (en) Junction Field Effect Transistor With An Epitaxially Grown Gate Structure
US20110042744A1 (en) Method of forming extremely thin semiconductor on insulator (etsoi) device without ion implantation
US20130153993A1 (en) Hybrid cmos nanowire mesh device and finfet device
US20110068414A1 (en) Integrated circuit device with series-connected fin-type field effect transistors and integrated voltage equalization and method of forming the device
US20130102116A1 (en) Hybrid integrated semiconductor tri-gate and split dual-gate finfet devices and method for manufacturing
US20130228876A1 (en) FinFET Design with LDD Extensions

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;HARAN, BALASUBRAMANIAN S.;PONOTH, SHOM;AND OTHERS;SIGNING DATES FROM 20111231 TO 20120104;REEL/FRAME:027483/0873

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910