US20120326241A1 - Metal semiconductor alloy structure for low contact resistance - Google Patents
Metal semiconductor alloy structure for low contact resistance Download PDFInfo
- Publication number
- US20120326241A1 US20120326241A1 US13/603,572 US201213603572A US2012326241A1 US 20120326241 A1 US20120326241 A1 US 20120326241A1 US 201213603572 A US201213603572 A US 201213603572A US 2012326241 A1 US2012326241 A1 US 2012326241A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- region
- metal
- semiconductor alloy
- contact via
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 338
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 180
- 239000002184 metal Substances 0.000 title claims abstract description 180
- 229910045601 alloy Inorganic materials 0.000 title claims abstract description 140
- 239000000956 alloy Substances 0.000 title claims abstract description 140
- 239000000463 material Substances 0.000 claims abstract description 141
- 239000003989 dielectric material Substances 0.000 claims abstract description 34
- 230000015572 biosynthetic process Effects 0.000 claims description 35
- 239000000758 substrate Substances 0.000 claims description 33
- 239000004020 conductor Substances 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 13
- 238000002955 isolation Methods 0.000 claims description 10
- 230000005669 field effect Effects 0.000 claims description 9
- 230000008021 deposition Effects 0.000 claims description 6
- 238000010276 construction Methods 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 description 21
- 229920002120 photoresistant polymer Polymers 0.000 description 21
- 239000002019 doping agent Substances 0.000 description 13
- 125000006850 spacer group Chemical group 0.000 description 13
- 239000012212 insulator Substances 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 8
- 238000000151 deposition Methods 0.000 description 6
- 125000001475 halogen functional group Chemical group 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 229910021483 silicon-carbon alloy Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001339 C alloy Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates to metal semiconductor alloy structures for providing low contact resistance and methods of forming the same.
- Metal semiconductor alloys such as metal silicides, metal germanides, metal germano-silicides reduce contact resistance between a metal structure such as a metal contact via structure and a semiconductor region such as a source region, a drain region, and a gate conductor line. Formation of metal semiconductor alloys requires an interdiffusion between a metal and a semiconductor material.
- the metal is provided as a metal layer, which is deposited after deposition of a dielectric material layer overlying a semiconductor layer and formation of holes within the dielectric material layer to expose the semiconductor material on the top surface of the semiconductor layer.
- the interface between the metal layer and the underlying semiconductor material is subjected to an anneal at an elevated temperature, typically from 400 degrees Celsius to 700 degrees Celsius, to effect the interdiffusion of the metal and the semiconductor material.
- the interdiffusion of the metal and the semiconductor material is self-limiting at a given anneal temperature.
- the volume of the metal semiconductor alloy formed by the anneal is limited by the area of the contact between the metal layer and the underlying semiconductor material.
- the total area available for forming a metal semiconductor alloy per contact is reduced in proportion to the square of the rate of scaling for a linear dimension because the area of contact is scaled in two dimensions.
- the contact resistance of a metal semiconductor alloy region between a metal contact via and an underlying semiconductor region becomes significant with the scaling of semiconductor devices.
- the reduction in the available area per contact limits the volume of a metal semiconductor alloy region that can be formed, and thereby raises the contact resistance of the metal semiconductor alloy region with the scaling down of device dimensions.
- a high contact resistance of a metal semiconductor alloy region adversely impacts device performance by introducing extra parasitic resistance.
- Contact via holes are etched in a dielectric material layer overlying a semiconductor layer to expose the topmost surface of the semiconductor layer.
- the contact via holes are extended into the semiconductor material layer by continuing to etch the semiconductor layer so that a trench having semiconductor sidewalls is formed in the semiconductor material layer.
- a metal layer is deposited over the dielectric material layer and the sidewalls and bottom surface of the trench.
- a metal semiconductor alloy region is formed, which includes a top metal semiconductor alloy portion that includes a cavity therein and a bottom metal semiconductor alloy portion that underlies the cavity and including a horizontal portion.
- a metal contact via is formed within the cavity so that the top metal semiconductor alloy portion laterally surrounds a bottom portion of a bottom portion of the metal contact via.
- a semiconductor structure includes: a trench located in a semiconductor material region in a semiconductor substrate; a metal semiconductor alloy region located within the trench; and a contact via structure including a lower contact via portion that is located within the metal semiconductor alloy region and laterally and vertically spaced from the semiconductor material region by the metal semiconductor alloy region.
- a method of forming a semiconductor structure includes: forming at least one dielectric material layer over a semiconductor structure including a semiconductor material region; forming a trench that extends from a top surface of the at least one dielectric material layer into the semiconductor material portion; and forming a metal semiconductor alloy region by diffusing a metal into the semiconductor material region through a sidewall of the trench.
- FIG. 1 is a vertical cross-sectional view of an exemplary semiconductor structure after formation of gate stacks on a semiconductor substrate.
- FIG. 2 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of first source/drain extension regions.
- FIG. 3 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a first dielectric layer.
- FIG. 4 is a vertical cross-sectional view of the exemplary semiconductor structure after patterning the first dielectric layer.
- FIG. 5 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of first source/drain trenches.
- FIG. 6 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of embedded first-semiconductor-material source/drain regions.
- FIG. 7 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a second dielectric layer.
- FIG. 8 is a vertical cross-sectional view of the exemplary semiconductor structure after patterning the first dielectric layer and formation of second source/drain extension regions.
- FIG. 9 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of second source/drain trenches.
- FIG. 10 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of embedded second-semiconductor-material source/drain regions.
- FIG. 11 is a vertical cross-sectional view of the exemplary semiconductor structure after removal of the second dielectric layer and formation of a first stress-generating dielectric liner and a second stress-generating dielectric liner.
- FIG. 12 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a contact level dielectric material layer.
- FIG. 13 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of trenches that extend into various source/drain regions.
- FIG. 14 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a metal layer.
- FIG. 15 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of various metal semiconductor alloy regions.
- FIG. 16 is a vertical cross-sectional view of the exemplary semiconductor structure after application and patterning of a photoresist.
- FIG. 17 is a vertical cross-sectional view of the exemplary semiconductor structure after removal of the exposed portions of the contact level dielectric material layer.
- FIG. 18 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of contact via structures.
- FIG. 19 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of various upper level metal interconnect structures.
- FIG. 20 is a vertical cross-sectional view of a first variation of the exemplary semiconductor structure.
- FIG. 21 is a vertical cross-sectional view of a second variation of the exemplary semiconductor structure.
- the present disclosure relates to metal semiconductor alloy structures for providing low contact resistance and methods of forming the same, which are now described in detail with accompanying figures. It is noted that like and corresponding elements are referred to by like reference numerals across the various drawings.
- an exemplary semiconductor structure according to a first embodiment of the present disclosure is shown, which includes a semiconductor substrate 8 containing a first semiconductor region 10 and a shallow trench isolation structure 20 .
- the semiconductor substrate 8 can be a bulk substrate including a bulk semiconductor material throughout, or a semiconductor-in-insulator (SOI) substrate (not shown) containing a top semiconductor layer, a buried insulator layer located under the top semiconductor layer, and a bottom semiconductor layer located under the buried insulator layer.
- SOI semiconductor-in-insulator
- the semiconductor material of the semiconductor substrate 8 may be selected from, but is not limited to, silicon, germanium, silicon-germanium alloy, silicon carbon alloy, silicon-germanium-carbon alloy, gallium arsenide, indium arsenide, indium phosphide, III-V compound semiconductor materials, II-VI compound semiconductor materials, organic semiconductor materials, and other compound semiconductor materials.
- the first semiconductor region 10 includes a semiconductor material having a doping of a first conductivity type at a first dopant concentration.
- the semiconductor substrate 8 further contains a second semiconductor region 11 including the semiconductor material and having a doping of a second conductivity type, wherein the second conductivity type is the opposite of the first conductivity type.
- the first semiconductor region 10 may have a p-type doping and the second semiconductor region 11 may have an n-type doping, or vice versa.
- the first semiconductor region 10 can have a p-type doping
- the second semiconductor region 11 can have an n-type doping.
- the second semiconductor region 11 includes a well extending from a top surface 21 of the semiconductor substrate 8 to a well depth Dw into the semiconductor substrate 8 .
- the first and second semiconductor regions ( 10 , 11 ) are single crystalline, i.e., have the same crystallographic orientations throughout the volume of the semiconductor substrate 8 .
- the first semiconductor region 10 and/or the second semiconductor region 11 can be undoped semiconductor regions depending on the type of devices to be built therein.
- fully depleted semiconductor-on-insulator devices can employ an undoped semiconductor material for the first and/or second semiconductor regions ( 10 , 11 ) that are bounded by a buried insulator layer at the bottom.
- the semiconductor substrate 8 may be a bulk substrate, a semiconductor-on-insulator (SOI) substrate, or a hybrid substrate having a bulk portion and an SOI portion. While the present disclosure is described with a bulk substrate, embodiments employing an SOI substrate or a hybrid substrate are explicitly contemplated herein.
- SOI semiconductor-on-insulator
- the first semiconductor region 10 and the second semiconductor region 11 can be lightly doped, i.e., have a dopant concentration from 1.0 ⁇ 10 15 /cm 3 to 3.0 ⁇ 10 18 /cm 3 , and preferably from 1.0 ⁇ 10 15 /cm 3 to 3.0 ⁇ 10 17 /cm 3 , although lesser and greater dopant concentrations are explicitly contemplated herein.
- the first semiconductor region 10 and the second semiconductor region 11 can include intrinsic semiconductor materials.
- the exemplary semiconductor structure includes a first device region 100 and a second device region 200 , each formed on and containing a portion of the semiconductor substrate 8 .
- the first device region 100 may include a metal-oxide-semiconductor field effect transistor (MOSFET) of one conductivity type
- the second device region 200 may include a MOSFET of the opposite conductivity type.
- the first device region 100 includes a p-type field effect transistor (PFET), and the second device region 200 may include an n-type field effect transistor (NFET).
- PFET p-type field effect transistor
- NFET n-type field effect transistor
- the first device region 100 includes a portion of the second semiconductor region 11 and a first gate electrode formed thereupon.
- the second device region 200 includes a portion of the first semiconductor region 10 and a second gate electrode formed thereupon.
- Each of the first gate electrode and the second gate electrode includes a gate dielectric ( 30 A or 30 B) and a gate conductor ( 32 A or 32 B), and may be formed by methods well known in the art.
- the gate dielectrics ( 30 A, 30 B) may include a conventional semiconductor oxide based gate dielectric material or a high-k gate dielectric material known in the art.
- the gate conductor in the first device region 100 is herein referred to as a first gate conductor 32 A and the gate conductor in the second device region 200 is herein referred to as a second gate conductor 32 B.
- the gate conductors ( 32 A, 32 B) may include a doped semiconductor material such as doped polysilicon or a doped polycrystalline silicon alloy, or may include a metal gate material known in the art. Alternately, a replacement gate integration scheme may be employed, in which a dummy gate stack is formed first, followed by deposition of a gate-level dielectric material layer and planarization thereof, removal of the material of the dummy gate stack, and deposition of a permanent gate dielectric and a permanent gate electrode.
- Dielectric gate caps may be formed on top of the first gate electrode and the second gate electrode.
- the dielectric gate cap in the first device region 100 is herein referred to as a first dielectric gate cap 52 A and the dielectric gate cap in the second device region 200 is herein referred to as a second dielectric gate cap 52 B.
- a first gate spacer 54 A is formed on the sidewalls of the first gate conductor 32 A, or on the sidewalls of the semiconductor oxide layers ( 36 A, 36 B), if present, in the first device region 100 .
- a second gate spacer 54 B is formed on the sidewalls of the second gate conductor 32 B, or on the sidewalls of the semiconductor oxide layers ( 36 A, 36 B), if present, in the second device region 200 .
- the first and second gate spacers ( 54 A, 54 B) include silicon nitride.
- the thickness of the first and second gate spacers ( 54 A, 54 B) may be adjusted to optimize the offset distance of source/drain extension regions to be subsequently formed from the sidewalls of the first gate electrode and the second gate electrode.
- the first and second gate spacers ( 54 A, 54 B) have a thickness from 3 nm to 30 nm, and typically from 5 nm to 20 nm, although lesser and greater thicknesses are contemplated herein also.
- a masked ion implantation is performed into the second semiconductor region 11 employing a first photoresist 61 to form first source/drain extension regions ( 72 A, 72 B).
- Each of the first source/drain extension regions ( 72 A, 72 B) is a semiconductor material region including a doped semiconductor material.
- the first photoresist 61 is applied on the semiconductor substrate 8 and lithographically patterned with a first block mask such that the first device region 100 is exposed and the second device region 200 is covered by the first photoresist 61 .
- a first source extension region 72 A and a first drain extension region 72 B are formed in the first device region 100 by ion implantation of p-type dopants such as B, Ga, In, or a combination thereof.
- the dopant concentration of the first source/drain extension regions ( 72 A, 72 B) may be from 3.0 ⁇ 10 18 /cm 3 to 3.0 ⁇ 10 21 /cm 3 , and typically from 3.0 ⁇ 10 19 /cm 3 to 3.0 ⁇ 10 20 /cm 3 , although lesser and greater dopant concentrations are herein contemplated also.
- Halo regions may be formed in the second semiconductor region 11 directly beneath the first source/drain extension regions ( 72 A, 72 B).
- the first photoresist 61 is typically removed utilizing a conventional resist removal process.
- Alternate doping techniques such as plasma doping can be employed to form the first source/drain extension regions ( 72 A, 72 B) and/or the halo regions. Further, the formation of the first source/drain extension regions ( 72 A, 72 B) and/or the halo regions can be performed at other processing steps, such as after formation of source and drain regions illustrated in FIGS. 6 .
- a first dielectric layer 62 is formed on the first and second gate spacers ( 54 A, 54 B) and first and second gate nitride caps ( 52 A, 52 B).
- the first dielectric layer 62 includes a dielectric nitride or dielectric oxide.
- the first dielectric layer 62 may include silicon nitride.
- the first dielectric layer 62 may be formed by plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), rapid thermal chemical vapor deposition (RTCVD), high density plasma chemical vapor deposition (HDPCVD), or other known deposition techniques.
- PECVD plasma enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- HDPCVD high density plasma chemical vapor deposition
- the thickness of the first dielectric layer 62 may be from 20 nm to 100 nm, although lesser and greater thicknesses are also contemplated herein.
- a second photoresist 63 is applied to the first dielectric layer 62 and lithographically patterned to cover the second device region 200 , while exposing the first device region 100 .
- the portion of the first dielectric layer 62 in the first device region 100 is removed by an etch, which may be a dry etch or a wet etch.
- the exposed portion of the first semiconductor oxide layer 36 A, if present, is removed.
- the first source/drain extension regions ( 72 A, 72 B) are exposed.
- the second photoresist 63 may be removed at this step, or alternately, may be removed after the formation of first source/drain trenches to be subsequently formed at the next step.
- first source/drain trenches 18 are formed by removing portions of the second semiconductor region 11 within the first device region 100 by an anisotropic etch such as a reactive ion etch.
- the first source/drain trenches 18 include a first source side trench formed on one side of the first gate electrode and a first drain side trench formed on the other side of the first gate electrode.
- the reactive ion etch is selective to the first dielectric layer 62 , the first gate nitride cap 52 A, the first gate spacer 54 A, and the shallow trench isolation structure 20 .
- Some edges of the first source/drain trenches 18 are substantially self-aligned to the outer sidewalls of the first gate spacer 54 A.
- edges of the first source/drain trenches 18 may be self-aligned to the edges of the shallow trench isolation structures 20 .
- the depth of the first source/drain trenches 18 is less than the depth of the shallow trench isolation structure 20 .
- the semiconductor substrate 8 is an SOI substrate
- the depth of the first source/drain trenches 18 is less than the thickness of a top semiconductor layer, i.e., a buried insulator layer is not exposed at the bottom of the first source/drain trenches.
- Presence of the second semiconductor region 11 at the bottom of the first source/drain trenches 18 enables epitaxial alignment of a first-semiconductor-material region (to be subsequently formed within the first source/drain trenches 18 ) to the lattice structure of the second semiconductor region 11 .
- the depth of the first source/drain trenches 18 may be from 10 nm to 150 nm, and typically from 20 nm to 100 nm, although lesser and greater depths are contemplated herein also.
- the second photoresist 63 is subsequently removed. Alternately, it is also possible to omit formation of the first source/drain trenches 18 and to form source and drain regions in the original semiconductor material of the second semiconductor region 11 .
- embedded first-semiconductor-material regions including a first semiconductor material can be formed by in-situ doped selective epitaxy within the first source/drain trenches 18 .
- the first semiconductor material is different from the semiconductor material of the second semiconductor region 11 in lattice spacing.
- the embedded first-semiconductor-material regions can be embedded SiGe regions.
- the embedded first-semiconductor-material regions include single crystalline first semiconductor material portions, and include an embedded first-semiconductor-material source region 76 A and an embedded first-semiconductor-material drain region 76 B, which are herein collectively termed “embedded first-semiconductor-material source/drain regions” ( 76 A, 76 B).
- the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) are semiconductor material regions that include a p-type dopant, e.g., B, Ga, In, or a combination thereof, at a concentration from 3.0 ⁇ 10 19 /cm 3 to 3.0 ⁇ 10 21 /cm 3 , and typically from 1.0 ⁇ 10 20 /cm 3 to 1.0 ⁇ 10 21 /cm 3 , although lesser and greater concentrations are also contemplated herein.
- a p-type dopant e.g., B, Ga, In, or a combination thereof
- the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) include a silicon germanium alloy having a p-type doping.
- the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) include germanium from 15% to 35% in atomic concentration, although lesser and greater concentration are explicitly contemplated herein also.
- the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) are epitaxially aligned to the second semiconductor region 11 . Due to the forced epitaxial alignment of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) to the second semiconductor region 11 , the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) apply a compressive uniaxial stress to a first channel C 1 directly underneath the first gate dielectric 30 A in the first device region 100 .
- a raised source region and/or a raised drain region can be grown over exposed source and drain regions, e.g., on exposed surfaces of the first source/drain extension regions ( 72 A, 72 B), by selective epitaxial growth of a doped semiconductor material.
- source and drain regions may be formed by introduction of electrical dopants by ion implantation and/or plasma doping without forming first source drain/trenches and without forming raised source/drain regions.
- an etch-stop dielectric layer 64 and a second dielectric layer 66 are formed on the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the first and second gate spacers ( 54 A, 54 B).
- the second dielectric layer 66 includes a dielectric oxide or a dielectric nitride.
- the second dielectric layer 66 may include silicon nitride.
- the etch-stop dielectric layer 64 includes a dielectric material that is different from the material of the second dielectric layer 66 . If the second dielectric layer 66 includes silicon nitride, the etch-stop dielectric layer 64 may include silicon oxide.
- the thickness of the second dielectric layer 66 may be from 20 nm to 100 nm, although lesser and greater thicknesses are also contemplated herein.
- the thickness of the etch-stop dielectric layer 64 may be from 5 nm to 30 nm, although lesser and greater thicknesses are also contemplated herein.
- a third photoresist 67 is applied over the second dielectric layer 66 and lithographically patterned to expose the second device region 200 , while blocking the first device region 100 .
- the exposed portions of the second dielectric layer 66 in the second device region 200 is removed by a first etch, which may be a wet etch or a dry etch employing the third photoresist 67 as an etch mask.
- the first etch is selective to the etch-stop dielectric layer 64 .
- Exposed portions of the etch-stop dielectric layer 64 in the second device region 200 are removed by a second etch employing the third photoresist 67 as an etch mask.
- the second etch is selective to the second gate spacer 54 B, the second gate cap nitride 52 B, and the first semiconductor region 10 .
- a masked ion implantation may be performed into the first semiconductor region 10 employing the third photoresist 67 as a blocking mask to form second source/drain extension regions ( 73 A, 73 B).
- a second source extension region 73 A and a second drain extension region 73 B are formed in the second device region 200 by ion implantation of n-type dopants such as P, As, Sb, or a combination thereof.
- the dopant concentration of the second source/drain extension regions ( 73 A, 73 B) may be from 3.0 ⁇ 10 18 /cm 3 to 3.0 ⁇ 10 21 /cm 3 , and typically from 3.0 ⁇ 10 19 /cm 3 to 3.0 ⁇ 10 20 /cm 3 , although lesser and greater dopant concentrations are herein contemplated also.
- Halo regions may be formed in the first semiconductor region directly 10 beneath the second source/drain extension regions ( 73 A, 73 B).
- the third photoresist 67 may be removed at this point, or alternately, may be removed after the formation of second source/drain trenches to be subsequently formed at the next step.
- Alternate doping techniques such as plasma doping can be employed to form the second source/drain extension regions ( 73 A, 73 B) and/or the halo regions. Further, the formation of the first source/drain extension regions ( 73 A, 73 B) and/or the halo regions can be performed at other processing steps, such as after formation of source and drain regions illustrated in FIGS. 10 .
- second source/drain trenches 19 are formed by removing portions of the first semiconductor region 10 within the second device region 200 by an anisotropic etch such as a reactive ion etch.
- the second source/drain trenches 19 include a second source side trench formed on one side of the second gate electrode and a second drain side trench formed on the other side of the second gate electrode.
- the reactive ion etch is selective to the second dielectric layer 66 , the second gate nitride cap 52 B, the second gate spacer 54 B, and the shallow trench isolation structure 20 .
- Some edges of the second source/drain trenches 19 are substantially self-aligned to the outer sidewalls of the second gate spacer 54 B.
- edges of the second source/drain trenches 19 may be self-aligned to the edges of the shallow trench isolation structures 20 .
- the depth of the second source/drain trenches 19 is less than the depth of the shallow trench isolation structure 20 .
- the semiconductor substrate 8 is an SOI substrate
- the depth of the second source/drain trenches 19 is less than the thickness of a top semiconductor layer, i.e., a buried insulator layer is not exposed at the bottom of the second source/drain trenches.
- Presence of the first semiconductor region 10 at the bottom of the second source/drain trenches 19 enables epitaxial alignment of a second-semiconductor-material alloy to be subsequently formed within the second source/drain trenches 19 to the lattice structure of the first semiconductor region 10 .
- the depth of the second source/drain trenches 19 may be from 10 nm to 150 nm, and typically from 20 nm to 100 nm, although lesser and greater depths are contemplated herein also. Alternately, it is also possible to omit formation of the second source/drain trenches 19 and to form source and drain regions in the original semiconductor material of the first semiconductor region 10 .
- embedded second-semiconductor-material regions including a second semiconductor material can be formed by in-situ doped selective epitaxy within the second source/drain trenches 19 .
- the second semiconductor material is different from the semiconductor material of the first semiconductor region 10 and the first semiconductor material in lattice spacing.
- the embedded second-semiconductor-material regions can be embedded silicon-carbon alloy regions.
- the embedded second-semiconductor-material regions include single crystalline second-semiconductor-material alloy portions, and include an embedded second-semiconductor-material source region 77 A and an embedded second-semiconductor-material drain region 77 B, which are herein collectively termed “embedded second-semiconductor-material source/drain regions” ( 77 A, 77 B).
- the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) are semiconductor regions that include an n-type dopant, e.g., P, As, Sb, or a combination thereof, at a concentration from 3.0 ⁇ 10 19 /cm 3 to 3.0 ⁇ 10 21 /cm 3 , and typically from 1.0 ⁇ 10 20 /cm 3 to 1.0 ⁇ 10 21 /cm 3 , although lesser and greater concentrations are also contemplated herein.
- an n-type dopant e.g., P, As, Sb, or a combination thereof
- the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) can include a silicon carbon alloy having an n-type doping.
- the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) include carbon from 0.5% to 4.0% in atomic concentration, although lesser and greater concentration are explicitly contemplated herein also.
- the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) are epitaxially aligned to the first semiconductor region 10 . Due to the forced epitaxial alignment of the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) to the first semiconductor region 10 , the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B) apply a tensile uniaxial stress to a second channel C 2 directly underneath the second gate dielectric 30 B in the second device region 200 .
- a raised source region and/or a raised drain region can be grown over exposed source and drain regions, e.g., on exposed surfaces of the second source/drain extension regions ( 73 A, 73 B), by selective epitaxial growth of a doped semiconductor material.
- source and drain regions may be formed by introduction of electrical dopants by ion implantation and/or plasma doping without forming first source drain/trenches and without forming raised source/drain regions.
- the etch-stop dielectric layer 64 and the second dielectric layer 66 can be removed selective to semiconductor materials and the materials of the first and second dielectric gate caps ( 52 A, 52 B) and the first and second gate spacers ( 54 A, 54 B).
- a first stress-generating dielectric liner 68 and a second stress-generating dielectric liner 69 can be formed in the first device region 100 and the second device region, respectively.
- the first stress-generating dielectric liner 68 overlies a first gate structure ( 30 A, 32 A, 36 A, 52 A, 54 A) and the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B).
- the second stress-generating dielectric liner 69 overlies a second gate structure ( 30 B, 32 B, 36 B, 52 B, 54 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the first stress-generating dielectric liner 68 and the second stress-generating dielectric liner 69 are typically dielectric silicon nitride layers that are formed by plasma enhanced chemical vapor deposition.
- the first stress-generating dielectric liner 68 can be a dielectric liner that applies a compressive stress to underlying structures and a second stress-generating dielectric liner 69 can be a dielectric liner that applies a tensile stress to underlying structures.
- the first stress-generating dielectric liner 68 and the second stress-generating dielectric liner 69 are optional, i.e., may, or may not, be present.
- a contact level dielectric material layer 82 is deposited over the first stress-generating dielectric liner 68 and the second stress-generating dielectric liner 69 , if present, and/or over the first gate structure ( 30 A, 32 A, 36 A, 52 A, 54 A), the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B), the second gate structure ( 30 B, 32 B, 36 B, 52 B, 54 B), and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the contact level dielectric layer 82 may include a mobile ion barrier layer (not shown).
- the contact level dielectric layer 82 may include, for example, a CVD oxide such as undoped silicate glass (USG), borosilicate glass (BSG), phosphosilicate glass (PSG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), or a combination thereof.
- the contact dielectric material layer 82 is planarized, for example, by chemical mechanical planarization, a recess etch, or a combination thereof.
- the topmost surface of the contact level dielectric layer 82 as planarized can have a planar top surface that lies within the same horizontal plane as the top surfaces of the first stress-generating dielectric liner 68 and the second stress-generating dielectric liner 69 , if present, or within the same horizontal plane as the top surfaces of the first and second dielectric gate caps ( 52 A, 52 B).
- a first photoresist 81 is applied to the top surface of the contact level dielectric layer 82 and is lithographically patterned to form openings therein.
- the openings in the first photoresist 81 overlie areas in which formation of metal semiconductor alloys are desired.
- the openings in the first photoresist 81 may be within areas of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- additional openings (not shown) in the first photoresist 81 may be formed in portions of areas of the first and second gate conductors ( 32 A, 32 B).
- Trenches 83 are formed through the contact level dielectric layer 82 and the first and second stress-generating dielectric liners ( 68 , 69 ) and upper portions of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- Each trench 83 can be formed by first anisotropically etching through the contact level dielectric layer 82 and one of the first and second stress-generating dielectric liners ( 68 , 69 ) to expose top surfaces of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- each trench 83 extends from a top surface of the contact level dielectric material layer 82 into a semiconductor material portion.
- an anisotropic etch may be employed first to expose a semiconductor surface, and then a semiconductor specific wet etch chemistry such as a KOH etch may be employed.
- each trench 83 contiguously extend from the topmost surface of the contact level dielectric material layer 83 into the semiconductor material region, which can be one of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the depth of the anisotropic etch can be controlled so that the trenches 83 extend below a planar top surface of the semiconductor substrate 8 such as the interface between the first semiconductor region 10 and the second gate dielectric 30 B or the interface between the second semiconductor region 11 and the first gate dielectric 30 A.
- each trench 83 can be located between a horizontal plane that includes the bottom surface of the first and second gate dielectrics ( 30 A, 30 B) and another horizontal plane that coincides with a bottommost surface of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- a metal layer 78 is deposited on all exposed surfaces in the trenches 83 and the top surface of the contact level dielectric layer.
- the metal layer 78 includes a metal that can form a metal semiconductor alloy by interacting with the semiconductor materials of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- Materials that can be employed for the metal layer 78 include, but are not limited to, Ti, Ta, V, W, Mo, Ni, Pt, and alloys thereof.
- the thickness of the metal layer 78 is typically less than one half of the width of the bottom portion of the trenches 83 prior to deposition of the metal layer 83 .
- the thickness of the metal layer 78 is from 10 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- various metal semiconductor alloy regions are formed by inducing an interdiffusion and reaction between the metal in the metal layer 78 and the semiconductor materials that contact the metal layer 78 .
- the semiconductor materials are located within surface portions of semiconductor material regions, i.e., on the sidewalls and bottom surface of the trench 83 that form interfaces between the metal layer 78 and the semiconductor material regions.
- the semiconductor material regions include the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the various metal semiconductor alloy regions include a first metal semiconductor alloy region 84 A formed on the embedded first-semiconductor-material source region 76 A, a second metal semiconductor alloy region 84 B formed on the embedded first-semiconductor-material drain region 76 B, a third metal semiconductor alloy region 84 C formed on the embedded second-semiconductor-material source region 77 A, a fourth metal semiconductor alloy region 84 D formed on the embedded second-semiconductor-material drain region 77 B.
- the various metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) are formed by diffusion the metal into the various semiconductor material regions ( 76 A, 76 B, 77 A, 77 B) through sidewalls and bottom surfaces of the trenches 83 .
- the unreacted portions of the metal layer 78 are removed selective to the various metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D).
- each metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) is of integral construction, i.e., contiguously connected throughout.
- Each metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) includes an upper metal semiconductor alloy portion and a lower metal semiconductor alloy portion.
- the bottommost surface of each metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at a first depth dl from the topmost portions of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- each upper metal semiconductor alloy portion an inner sidewall and an outer sidewall of the upper metal semiconductor alloy portion are laterally spaced by a substantially constant width throughout.
- Each lower metal semiconductor alloy portion does not include a pair of an inner sidewall and an outer sidewall having a constant spacing therebetween.
- a metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D) includes a horizontal bottom portion having a substantially constant thickness, the top surface of the horizontal portion can be at a second depth d 2 from the topmost portion of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at the depth of the upper surface of the horizontal portion.
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metal semiconductor alloy region 84 C is represented by a horizontal dotted line.
- the lower metal semiconductor alloy portions of the metal semiconductor alloy regions ( 84 A, 84 B, 84 C, or 84 D) can be formed between a horizontal plane that includes the bottom surface of the gate dielectrics ( 30 A, 30 B) and a bottommost surface of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) or the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- Inner sidewalls of a metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein.
- a first optional processing step may be employed if formation of a local interconnect structure within the contact level dielectric layer 82 is desired.
- a second photoresist 85 can be optionally applied and lithographically patterned to form openings in an area overlapping with at least two trenches 83 .
- a second optional processing step may be employed if formation of a local interconnect structure within the contact level dielectric layer 82 is desired.
- the exposed portions of the contact level dielectric material layer 82 and any portion of the first and second stress-generating dielectric liners ( 68 , 69 ), if present, are removed selective to the underlying semiconductor materials, underlying metal semiconductor alloy portions (i.e., portions of the first and second metal semiconductor alloy regions ( 84 A, 84 B), and underlying portions of the shallow trench isolation structure 20 .
- the second photoresist 85 is subsequently removed, for example, by ashing.
- various contact via structures are formed by deposition of a conductive material into the trenches 83 and by filling the trenches 83 with the conductive material.
- the conductive material is typically a metal, which can be the same as, or different from the metal in the metal layer 78 . (See FIG. 14 .)
- planarization Excess conductive material above the top surface of the contact level dielectric layer 82 is removed by planarization, which can be effected by, for example, chemical mechanical planarization, a recess etch, or a combination thereof. Remaining portions of the deposited conductive material form various contact via structures after the planarization.
- a topmost surface of each of the various contact via structures is coplanar with the topmost surface of the contact level dielectric layer 82 .
- the various contact via structures can include, for example, a first-type contact via structures that contact only one of the metal semiconductor alloy regions ( 84 C, 84 D).
- the first-type contact via structures include a first first-type contact via structure 86 A that contacts the third metal semiconductor alloy region 84 C and a second first-type contact via structure 86 B that contacts the fourth metal semiconductor alloy region 84 D.
- Each of the first-type contact via structures ( 86 A, 86 B) includes a lower contact via portion that is laterally surrounded by a metal semiconductor alloy region ( 84 C, 84 D) and an upper contact via portion that overlies a metal semiconductor alloy region ( 84 C, 84 D).
- the various contact via structures can further include, for example, a second-type contact via structure 88 that contacts a plurality of metal semiconductor alloy regions ( 84 A, 84 B).
- the second-type contact via structure 88 includes a plurality of lower contact via portions and an upper contact via portion. Each of the lower contact via portions is laterally surrounded by a metal semiconductor alloy region ( 84 A or 84 B) and an upper contact via portion that overlies a plurality of metal semiconductor alloy region ( 84 A and 84 B).
- the shallow trench isolation structure 20 may the bottom surface of the second-type contact via structure 88 .
- an upper metal semiconductor alloy portion of the metal semiconductor alloy region laterally surrounds a lower contact via portion of a contact via structure ( 86 A, 86 B, 88 ), and a lower metal semiconductor alloy portion of the metal semiconductor alloy region underlies the lower contact via portion of the contact via structure ( 86 A, 86 B, 88 ).
- each lower contact via portion of a contact via structure extends below the planar top surface of the semiconductor substrate 8 , which can be the coplanar with the bottom surfaces of the first and second gate dielectrics ( 30 A, 30 B).
- each metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D) is located between the horizontal plane (that can includes the bottom surfaces of the first and second gate dielectrics ( 30 A, 30 B)), and a bottommost surface of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B), which are source regions and drain regions of field effect transistors.
- a sidewall of the upper portion of the contact via structure contacts the topmost portion of a metal semiconductor alloy region.
- the location at which the sidewall of the upper portion of the contact via structure ( 86 A, 86 B, 88 ) contacts the topmost portion of a metal semiconductor alloy region is laterally confined between an uppermost portion of an inner sidewall of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D) and an uppermost portion of an outer sidewall of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D) because the inner sidewall and the outer sidewall are laterally spaced by a constant distance.
- each upper portion of a contact via structure ( 86 A, 86 B, 88 ) an entirety of a periphery of the upper contact via portion contacts an upper surface of the underlying metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D).
- the outer sidewalls of the various metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) expand outward compared with the original size of the trenches 83 as formed by etching.
- surfaces of the various metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) contact the first or second stress-generating dielectric liners ( 68 , 69 ), if present, or the contact level dielectric material layer 82 if first or second stress-generating dielectric liners are not present.
- the entirety of each upper contact via portion of the various contact via structures is embedded in the first and second stress-generating dielectric liners ( 68 , 69 ) and the contact level dielectric material layer 82 .
- the upper level metal interconnect structures can include at least one interconnect level dielectric material layer 89 , at least one conductive via structures ( 90 A, 90 B, 90 C, 90 D, 90 E), and at least one conductive line structures 92 .
- a first variation of the exemplary semiconductor structure can be derived from the exemplary structure by omitting formation of the first source/drain trenches 18 and the accompanying embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and/or by omitting formation of the second source/drain trenches 19 and the accompanying embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- first implanted source/drain regions ( 76 A′, 76 B′) and/or second implanted source/drain regions ( 77 A′, 77 B′) are formed by employing masked ion implantation steps.
- the top surfaces of the implanted source/drain regions ( 76 A′, 76 B′) and/or second implanted source/drain regions ( 77 A′, 77 B′) can be coplanar with the bottom surfaces of the first and second gate dielectrics ( 30 A, 30 B).
- each metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at a first depth d 1 from the topmost portions of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- an inner sidewall and an outer sidewall of the upper metal semiconductor alloy portion are laterally spaced by a substantially constant width throughout.
- Each lower metal semiconductor alloy portion does not include a pair of an inner sidewall and an outer sidewall having a constant spacing therebetween.
- a metal semiconductor alloy region ( 84 A, 84 B, 84 C, 84 D) includes a horizontal bottom portion having a substantially constant thickness
- the top surface of the horizontal portion can be at a second depth d 2 from the topmost portion of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at the depth of the upper surface of the horizontal portion.
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metal semiconductor alloy region 84 C is represented by a horizontal dotted line.
- the lower metal semiconductor alloy portions of the metal semiconductor alloy regions ( 84 A, 84 B, 84 C, or 84 D) can be formed between a horizontal plane that includes the bottom surface of the gate dielectrics ( 30 A, 30 B) and a bottommost surface of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) or the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- Inner sidewalls of a metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein.
- a second variation of the exemplary semiconductor structure can be derived from the first exemplary semiconductor structure or the first variation of the first exemplary semiconductor structure by employing an etch process that rounds the bottom surfaces of the trenches 83 at a processing step corresponding to FIG. 13 .
- the bottommost surface of each metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at a first depth dl from the topmost portions of the embedded first-semiconductor-material source/drain regions ( 76 A, 76 B) and the embedded second-semiconductor-material source/drain regions ( 77 A, 77 B).
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) can be at a depth at which an inner sidewall and an outer sidewall of the metal semiconductor alloy region ( 84 A, 84 B, 84 C, or 84 D) becomes no longer parallel to each other.
- the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metal semiconductor alloy region 84 C is represented by a horizontal dotted line.
- the inner sidewalls of a metal semiconductor alloy regions ( 84 A, 84 B, 84 C, 84 D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein.
- the structure of the present disclosure can be implemented on any type of field effect transistors including conventional planar field effect transistors and finFETs, as well as bipolar transistors that require contacts to the emitter, base, and collector, and other semiconductor devices such as varactors, silicon controlled rectifiers, diodes, capacitors, resistors, and inductors that include at least one metal semiconductor alloy region.
- field effect transistors including conventional planar field effect transistors and finFETs, as well as bipolar transistors that require contacts to the emitter, base, and collector, and other semiconductor devices such as varactors, silicon controlled rectifiers, diodes, capacitors, resistors, and inductors that include at least one metal semiconductor alloy region.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Contact via holes are etched in a dielectric material layer overlying a semiconductor layer to expose the topmost surface of the semiconductor layer. The contact via holes are extended into the semiconductor material layer by continuing to etch the semiconductor layer so that a trench having semiconductor sidewalls is formed in the semiconductor material layer. A metal layer is deposited over the dielectric material layer and the sidewalls and bottom surface of the trench. Upon an anneal at an elevated temperature, a metal semiconductor alloy region is formed, which includes a top metal semiconductor alloy portion that includes a cavity therein and a bottom metal semiconductor alloy portion that underlies the cavity and including a horizontal portion. A metal contact via is formed within the cavity so that the top metal semiconductor alloy portion laterally surrounds a bottom portion of a bottom portion of the metal contact via.
Description
- This application is a divisional application of U.S. patent application Ser. No. 12/849,390 filed on Aug. 3, 2010 the contents of which are incorporated herein by reference.
- The present disclosure relates to metal semiconductor alloy structures for providing low contact resistance and methods of forming the same.
- Metal semiconductor alloys such as metal silicides, metal germanides, metal germano-silicides reduce contact resistance between a metal structure such as a metal contact via structure and a semiconductor region such as a source region, a drain region, and a gate conductor line. Formation of metal semiconductor alloys requires an interdiffusion between a metal and a semiconductor material. Typically, the metal is provided as a metal layer, which is deposited after deposition of a dielectric material layer overlying a semiconductor layer and formation of holes within the dielectric material layer to expose the semiconductor material on the top surface of the semiconductor layer. The interface between the metal layer and the underlying semiconductor material is subjected to an anneal at an elevated temperature, typically from 400 degrees Celsius to 700 degrees Celsius, to effect the interdiffusion of the metal and the semiconductor material.
- The interdiffusion of the metal and the semiconductor material is self-limiting at a given anneal temperature. Thus, the volume of the metal semiconductor alloy formed by the anneal is limited by the area of the contact between the metal layer and the underlying semiconductor material. As the dimensions of semiconductor devices scale down, the total area available for forming a metal semiconductor alloy per contact is reduced in proportion to the square of the rate of scaling for a linear dimension because the area of contact is scaled in two dimensions. Thus, the contact resistance of a metal semiconductor alloy region between a metal contact via and an underlying semiconductor region becomes significant with the scaling of semiconductor devices. In other words, the reduction in the available area per contact limits the volume of a metal semiconductor alloy region that can be formed, and thereby raises the contact resistance of the metal semiconductor alloy region with the scaling down of device dimensions. However, a high contact resistance of a metal semiconductor alloy region adversely impacts device performance by introducing extra parasitic resistance.
- Contact via holes are etched in a dielectric material layer overlying a semiconductor layer to expose the topmost surface of the semiconductor layer. The contact via holes are extended into the semiconductor material layer by continuing to etch the semiconductor layer so that a trench having semiconductor sidewalls is formed in the semiconductor material layer. A metal layer is deposited over the dielectric material layer and the sidewalls and bottom surface of the trench. Upon an anneal at an elevated temperature, a metal semiconductor alloy region is formed, which includes a top metal semiconductor alloy portion that includes a cavity therein and a bottom metal semiconductor alloy portion that underlies the cavity and including a horizontal portion. A metal contact via is formed within the cavity so that the top metal semiconductor alloy portion laterally surrounds a bottom portion of a bottom portion of the metal contact via.
- According to an aspect of the present disclosure, a semiconductor structure includes: a trench located in a semiconductor material region in a semiconductor substrate; a metal semiconductor alloy region located within the trench; and a contact via structure including a lower contact via portion that is located within the metal semiconductor alloy region and laterally and vertically spaced from the semiconductor material region by the metal semiconductor alloy region.
- According to another aspect of the present disclosure, a method of forming a semiconductor structure includes: forming at least one dielectric material layer over a semiconductor structure including a semiconductor material region; forming a trench that extends from a top surface of the at least one dielectric material layer into the semiconductor material portion; and forming a metal semiconductor alloy region by diffusing a metal into the semiconductor material region through a sidewall of the trench.
-
FIG. 1 is a vertical cross-sectional view of an exemplary semiconductor structure after formation of gate stacks on a semiconductor substrate. -
FIG. 2 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of first source/drain extension regions. -
FIG. 3 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a first dielectric layer. -
FIG. 4 is a vertical cross-sectional view of the exemplary semiconductor structure after patterning the first dielectric layer. -
FIG. 5 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of first source/drain trenches. -
FIG. 6 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of embedded first-semiconductor-material source/drain regions. -
FIG. 7 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a second dielectric layer. -
FIG. 8 is a vertical cross-sectional view of the exemplary semiconductor structure after patterning the first dielectric layer and formation of second source/drain extension regions. -
FIG. 9 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of second source/drain trenches. -
FIG. 10 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of embedded second-semiconductor-material source/drain regions. -
FIG. 11 is a vertical cross-sectional view of the exemplary semiconductor structure after removal of the second dielectric layer and formation of a first stress-generating dielectric liner and a second stress-generating dielectric liner. -
FIG. 12 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a contact level dielectric material layer. -
FIG. 13 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of trenches that extend into various source/drain regions. -
FIG. 14 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of a metal layer. -
FIG. 15 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of various metal semiconductor alloy regions. -
FIG. 16 is a vertical cross-sectional view of the exemplary semiconductor structure after application and patterning of a photoresist. -
FIG. 17 is a vertical cross-sectional view of the exemplary semiconductor structure after removal of the exposed portions of the contact level dielectric material layer. -
FIG. 18 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of contact via structures. -
FIG. 19 is a vertical cross-sectional view of the exemplary semiconductor structure after formation of various upper level metal interconnect structures. -
FIG. 20 is a vertical cross-sectional view of a first variation of the exemplary semiconductor structure. -
FIG. 21 is a vertical cross-sectional view of a second variation of the exemplary semiconductor structure. - As stated above, the present disclosure relates to metal semiconductor alloy structures for providing low contact resistance and methods of forming the same, which are now described in detail with accompanying figures. It is noted that like and corresponding elements are referred to by like reference numerals across the various drawings.
- Referring to
FIG. 1 , an exemplary semiconductor structure according to a first embodiment of the present disclosure is shown, which includes asemiconductor substrate 8 containing afirst semiconductor region 10 and a shallowtrench isolation structure 20. Thesemiconductor substrate 8 can be a bulk substrate including a bulk semiconductor material throughout, or a semiconductor-in-insulator (SOI) substrate (not shown) containing a top semiconductor layer, a buried insulator layer located under the top semiconductor layer, and a bottom semiconductor layer located under the buried insulator layer. The semiconductor material of thesemiconductor substrate 8 may be selected from, but is not limited to, silicon, germanium, silicon-germanium alloy, silicon carbon alloy, silicon-germanium-carbon alloy, gallium arsenide, indium arsenide, indium phosphide, III-V compound semiconductor materials, II-VI compound semiconductor materials, organic semiconductor materials, and other compound semiconductor materials. - The
first semiconductor region 10 includes a semiconductor material having a doping of a first conductivity type at a first dopant concentration. Thesemiconductor substrate 8 further contains asecond semiconductor region 11 including the semiconductor material and having a doping of a second conductivity type, wherein the second conductivity type is the opposite of the first conductivity type. Thefirst semiconductor region 10 may have a p-type doping and thesecond semiconductor region 11 may have an n-type doping, or vice versa. For example, thefirst semiconductor region 10 can have a p-type doping, and thesecond semiconductor region 11 can have an n-type doping. In one embodiment, thesecond semiconductor region 11 includes a well extending from atop surface 21 of thesemiconductor substrate 8 to a well depth Dw into thesemiconductor substrate 8. Preferably, the first and second semiconductor regions (10, 11) are single crystalline, i.e., have the same crystallographic orientations throughout the volume of thesemiconductor substrate 8. In another embodiment, thefirst semiconductor region 10 and/or thesecond semiconductor region 11 can be undoped semiconductor regions depending on the type of devices to be built therein. For example, fully depleted semiconductor-on-insulator devices can employ an undoped semiconductor material for the first and/or second semiconductor regions (10, 11) that are bounded by a buried insulator layer at the bottom. - The
semiconductor substrate 8 may be a bulk substrate, a semiconductor-on-insulator (SOI) substrate, or a hybrid substrate having a bulk portion and an SOI portion. While the present disclosure is described with a bulk substrate, embodiments employing an SOI substrate or a hybrid substrate are explicitly contemplated herein. - The
first semiconductor region 10 and thesecond semiconductor region 11 can be lightly doped, i.e., have a dopant concentration from 1.0×1015/cm3 to 3.0×1018/cm3, and preferably from 1.0×1015/cm3 to 3.0×1017/cm3, although lesser and greater dopant concentrations are explicitly contemplated herein. Alternately, thefirst semiconductor region 10 and thesecond semiconductor region 11 can include intrinsic semiconductor materials. - The exemplary semiconductor structure includes a
first device region 100 and asecond device region 200, each formed on and containing a portion of thesemiconductor substrate 8. Thefirst device region 100 may include a metal-oxide-semiconductor field effect transistor (MOSFET) of one conductivity type, and thesecond device region 200 may include a MOSFET of the opposite conductivity type. For illustrative purposes, thefirst device region 100 includes a p-type field effect transistor (PFET), and thesecond device region 200 may include an n-type field effect transistor (NFET). - The
first device region 100 includes a portion of thesecond semiconductor region 11 and a first gate electrode formed thereupon. Likewise, thesecond device region 200 includes a portion of thefirst semiconductor region 10 and a second gate electrode formed thereupon. Each of the first gate electrode and the second gate electrode includes a gate dielectric (30A or 30B) and a gate conductor (32A or 32B), and may be formed by methods well known in the art. The gate dielectrics (30A, 30B) may include a conventional semiconductor oxide based gate dielectric material or a high-k gate dielectric material known in the art. The gate conductor in thefirst device region 100 is herein referred to as afirst gate conductor 32A and the gate conductor in thesecond device region 200 is herein referred to as asecond gate conductor 32B. The gate conductors (32A, 32B) may include a doped semiconductor material such as doped polysilicon or a doped polycrystalline silicon alloy, or may include a metal gate material known in the art. Alternately, a replacement gate integration scheme may be employed, in which a dummy gate stack is formed first, followed by deposition of a gate-level dielectric material layer and planarization thereof, removal of the material of the dummy gate stack, and deposition of a permanent gate dielectric and a permanent gate electrode. - Dielectric gate caps may be formed on top of the first gate electrode and the second gate electrode. The dielectric gate cap in the
first device region 100 is herein referred to as a firstdielectric gate cap 52A and the dielectric gate cap in thesecond device region 200 is herein referred to as a seconddielectric gate cap 52B. - A
first gate spacer 54A is formed on the sidewalls of thefirst gate conductor 32A, or on the sidewalls of the semiconductor oxide layers (36A, 36B), if present, in thefirst device region 100. Asecond gate spacer 54B is formed on the sidewalls of thesecond gate conductor 32B, or on the sidewalls of the semiconductor oxide layers (36A, 36B), if present, in thesecond device region 200. Preferably, the first and second gate spacers (54A, 54B) include silicon nitride. The thickness of the first and second gate spacers (54A, 54B) may be adjusted to optimize the offset distance of source/drain extension regions to be subsequently formed from the sidewalls of the first gate electrode and the second gate electrode. The first and second gate spacers (54A, 54B) have a thickness from 3 nm to 30 nm, and typically from 5 nm to 20 nm, although lesser and greater thicknesses are contemplated herein also. - Referring to
FIG. 2 , a masked ion implantation is performed into thesecond semiconductor region 11 employing afirst photoresist 61 to form first source/drain extension regions (72A, 72B). Each of the first source/drain extension regions (72A, 72B) is a semiconductor material region including a doped semiconductor material. Specifically, thefirst photoresist 61 is applied on thesemiconductor substrate 8 and lithographically patterned with a first block mask such that thefirst device region 100 is exposed and thesecond device region 200 is covered by thefirst photoresist 61. A firstsource extension region 72A and a firstdrain extension region 72B are formed in thefirst device region 100 by ion implantation of p-type dopants such as B, Ga, In, or a combination thereof. The dopant concentration of the first source/drain extension regions (72A, 72B) may be from 3.0×1018/cm3 to 3.0×1021/cm3, and typically from 3.0×1019/cm3 to 3.0×1020/cm3, although lesser and greater dopant concentrations are herein contemplated also. Halo regions (not shown) may be formed in thesecond semiconductor region 11 directly beneath the first source/drain extension regions (72A, 72B). After ion implantation, thefirst photoresist 61 is typically removed utilizing a conventional resist removal process. Alternate doping techniques such as plasma doping can be employed to form the first source/drain extension regions (72A, 72B) and/or the halo regions. Further, the formation of the first source/drain extension regions (72A, 72B) and/or the halo regions can be performed at other processing steps, such as after formation of source and drain regions illustrated inFIGS. 6 . - Referring to
FIG. 3 , afirst dielectric layer 62 is formed on the first and second gate spacers (54A, 54B) and first and second gate nitride caps (52A, 52B). Thefirst dielectric layer 62 includes a dielectric nitride or dielectric oxide. For example, thefirst dielectric layer 62 may include silicon nitride. Thefirst dielectric layer 62 may be formed by plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), rapid thermal chemical vapor deposition (RTCVD), high density plasma chemical vapor deposition (HDPCVD), or other known deposition techniques. The thickness of thefirst dielectric layer 62 may be from 20 nm to 100 nm, although lesser and greater thicknesses are also contemplated herein. - Referring to
FIG. 4 , asecond photoresist 63 is applied to thefirst dielectric layer 62 and lithographically patterned to cover thesecond device region 200, while exposing thefirst device region 100. The portion of thefirst dielectric layer 62 in thefirst device region 100 is removed by an etch, which may be a dry etch or a wet etch. The exposed portion of the firstsemiconductor oxide layer 36A, if present, is removed. The first source/drain extension regions (72A, 72B) are exposed. Thesecond photoresist 63 may be removed at this step, or alternately, may be removed after the formation of first source/drain trenches to be subsequently formed at the next step. - Referring to
FIG. 5 , first source/drain trenches 18 are formed by removing portions of thesecond semiconductor region 11 within thefirst device region 100 by an anisotropic etch such as a reactive ion etch. The first source/drain trenches 18 include a first source side trench formed on one side of the first gate electrode and a first drain side trench formed on the other side of the first gate electrode. Preferably, the reactive ion etch is selective to thefirst dielectric layer 62, the firstgate nitride cap 52A, thefirst gate spacer 54A, and the shallowtrench isolation structure 20. Some edges of the first source/drain trenches 18 are substantially self-aligned to the outer sidewalls of thefirst gate spacer 54A. Other edges of the first source/drain trenches 18 may be self-aligned to the edges of the shallowtrench isolation structures 20. Preferably, the depth of the first source/drain trenches 18 is less than the depth of the shallowtrench isolation structure 20. In case thesemiconductor substrate 8 is an SOI substrate, the depth of the first source/drain trenches 18 is less than the thickness of a top semiconductor layer, i.e., a buried insulator layer is not exposed at the bottom of the first source/drain trenches. Presence of thesecond semiconductor region 11 at the bottom of the first source/drain trenches 18 enables epitaxial alignment of a first-semiconductor-material region (to be subsequently formed within the first source/drain trenches 18) to the lattice structure of thesecond semiconductor region 11. The depth of the first source/drain trenches 18 may be from 10 nm to 150 nm, and typically from 20 nm to 100 nm, although lesser and greater depths are contemplated herein also. Thesecond photoresist 63 is subsequently removed. Alternately, it is also possible to omit formation of the first source/drain trenches 18 and to form source and drain regions in the original semiconductor material of thesecond semiconductor region 11. - Referring to
FIG. 6 , embedded first-semiconductor-material regions including a first semiconductor material can be formed by in-situ doped selective epitaxy within the first source/drain trenches 18. The first semiconductor material is different from the semiconductor material of thesecond semiconductor region 11 in lattice spacing. For example, the embedded first-semiconductor-material regions can be embedded SiGe regions. The embedded first-semiconductor-material regions include single crystalline first semiconductor material portions, and include an embedded first-semiconductor-material source region 76A and an embedded first-semiconductor-material drain region 76B, which are herein collectively termed “embedded first-semiconductor-material source/drain regions” (76A, 76B). The embedded first-semiconductor-material source/drain regions (76A, 76B) are semiconductor material regions that include a p-type dopant, e.g., B, Ga, In, or a combination thereof, at a concentration from 3.0×1019/cm3 to 3.0×1021/cm3, and typically from 1.0×1020/cm3 to 1.0×1021/cm3, although lesser and greater concentrations are also contemplated herein. - In one embodiment, the embedded first-semiconductor-material source/drain regions (76A, 76B) include a silicon germanium alloy having a p-type doping. Preferably, the embedded first-semiconductor-material source/drain regions (76A, 76B) include germanium from 15% to 35% in atomic concentration, although lesser and greater concentration are explicitly contemplated herein also.
- The embedded first-semiconductor-material source/drain regions (76A, 76B) are epitaxially aligned to the
second semiconductor region 11. Due to the forced epitaxial alignment of the embedded first-semiconductor-material source/drain regions (76A, 76B) to thesecond semiconductor region 11, the embedded first-semiconductor-material source/drain regions (76A, 76B) apply a compressive uniaxial stress to a first channel C1 directly underneath thefirst gate dielectric 30A in thefirst device region 100. - Alternately, if formation of the first source/drain trenches is omitted at the processing step of
FIG. 5 , a raised source region and/or a raised drain region can be grown over exposed source and drain regions, e.g., on exposed surfaces of the first source/drain extension regions (72A, 72B), by selective epitaxial growth of a doped semiconductor material. Yet alternately, source and drain regions may be formed by introduction of electrical dopants by ion implantation and/or plasma doping without forming first source drain/trenches and without forming raised source/drain regions. - Referring to
FIG. 7 , an etch-stop dielectric layer 64 and asecond dielectric layer 66 are formed on the embedded first-semiconductor-material source/drain regions (76A, 76B) and the first and second gate spacers (54A, 54B). Thesecond dielectric layer 66 includes a dielectric oxide or a dielectric nitride. For example, thesecond dielectric layer 66 may include silicon nitride. The etch-stop dielectric layer 64 includes a dielectric material that is different from the material of thesecond dielectric layer 66. If thesecond dielectric layer 66 includes silicon nitride, the etch-stop dielectric layer 64 may include silicon oxide. The thickness of thesecond dielectric layer 66 may be from 20 nm to 100 nm, although lesser and greater thicknesses are also contemplated herein. The thickness of the etch-stop dielectric layer 64 may be from 5 nm to 30 nm, although lesser and greater thicknesses are also contemplated herein. - Referring to
FIG. 8 , athird photoresist 67 is applied over thesecond dielectric layer 66 and lithographically patterned to expose thesecond device region 200, while blocking thefirst device region 100. The exposed portions of thesecond dielectric layer 66 in thesecond device region 200 is removed by a first etch, which may be a wet etch or a dry etch employing thethird photoresist 67 as an etch mask. Preferably, the first etch is selective to the etch-stop dielectric layer 64. Exposed portions of the etch-stop dielectric layer 64 in thesecond device region 200 are removed by a second etch employing thethird photoresist 67 as an etch mask. Preferably, the second etch is selective to thesecond gate spacer 54B, the secondgate cap nitride 52B, and thefirst semiconductor region 10. - A masked ion implantation may be performed into the
first semiconductor region 10 employing thethird photoresist 67 as a blocking mask to form second source/drain extension regions (73A, 73B). A secondsource extension region 73A and a seconddrain extension region 73B are formed in thesecond device region 200 by ion implantation of n-type dopants such as P, As, Sb, or a combination thereof. The dopant concentration of the second source/drain extension regions (73A, 73B) may be from 3.0×1018/cm3 to 3.0×1021/cm3, and typically from 3.0×1019/cm3 to 3.0×1020/cm3, although lesser and greater dopant concentrations are herein contemplated also. Halo regions (not shown) may be formed in the first semiconductor region directly 10 beneath the second source/drain extension regions (73A, 73B). Thethird photoresist 67 may be removed at this point, or alternately, may be removed after the formation of second source/drain trenches to be subsequently formed at the next step. Alternate doping techniques such as plasma doping can be employed to form the second source/drain extension regions (73A, 73B) and/or the halo regions. Further, the formation of the first source/drain extension regions (73A, 73B) and/or the halo regions can be performed at other processing steps, such as after formation of source and drain regions illustrated inFIGS. 10 . - Referring to
FIG. 9 , second source/drain trenches 19 are formed by removing portions of thefirst semiconductor region 10 within thesecond device region 200 by an anisotropic etch such as a reactive ion etch. The second source/drain trenches 19 include a second source side trench formed on one side of the second gate electrode and a second drain side trench formed on the other side of the second gate electrode. Preferably, the reactive ion etch is selective to thesecond dielectric layer 66, the secondgate nitride cap 52B, thesecond gate spacer 54B, and the shallowtrench isolation structure 20. Some edges of the second source/drain trenches 19 are substantially self-aligned to the outer sidewalls of thesecond gate spacer 54B. Other edges of the second source/drain trenches 19 may be self-aligned to the edges of the shallowtrench isolation structures 20. Preferably, the depth of the second source/drain trenches 19 is less than the depth of the shallowtrench isolation structure 20. In case thesemiconductor substrate 8 is an SOI substrate, the depth of the second source/drain trenches 19 is less than the thickness of a top semiconductor layer, i.e., a buried insulator layer is not exposed at the bottom of the second source/drain trenches. Presence of thefirst semiconductor region 10 at the bottom of the second source/drain trenches 19 enables epitaxial alignment of a second-semiconductor-material alloy to be subsequently formed within the second source/drain trenches 19 to the lattice structure of thefirst semiconductor region 10. The depth of the second source/drain trenches 19 may be from 10 nm to 150 nm, and typically from 20 nm to 100 nm, although lesser and greater depths are contemplated herein also. Alternately, it is also possible to omit formation of the second source/drain trenches 19 and to form source and drain regions in the original semiconductor material of thefirst semiconductor region 10. - Referring to
FIG. 10 , embedded second-semiconductor-material regions including a second semiconductor material can be formed by in-situ doped selective epitaxy within the second source/drain trenches 19. The second semiconductor material is different from the semiconductor material of thefirst semiconductor region 10 and the first semiconductor material in lattice spacing. For example, the embedded second-semiconductor-material regions can be embedded silicon-carbon alloy regions. The embedded second-semiconductor-material regions include single crystalline second-semiconductor-material alloy portions, and include an embedded second-semiconductor-material source region 77A and an embedded second-semiconductor-material drain region 77B, which are herein collectively termed “embedded second-semiconductor-material source/drain regions” (77A, 77B). The embedded second-semiconductor-material source/drain regions (77A, 77B) are semiconductor regions that include an n-type dopant, e.g., P, As, Sb, or a combination thereof, at a concentration from 3.0×1019/cm3 to 3.0×1021/cm3, and typically from 1.0×1020/cm3 to 1.0×1021/cm3, although lesser and greater concentrations are also contemplated herein. - In one embodiment, the embedded second-semiconductor-material source/drain regions (77A, 77B) can include a silicon carbon alloy having an n-type doping. Preferably, the embedded second-semiconductor-material source/drain regions (77A, 77B) include carbon from 0.5% to 4.0% in atomic concentration, although lesser and greater concentration are explicitly contemplated herein also.
- The embedded second-semiconductor-material source/drain regions (77A, 77B) are epitaxially aligned to the
first semiconductor region 10. Due to the forced epitaxial alignment of the embedded second-semiconductor-material source/drain regions (77A, 77B) to thefirst semiconductor region 10, the embedded second-semiconductor-material source/drain regions (77A, 77B) apply a tensile uniaxial stress to a second channel C2 directly underneath thesecond gate dielectric 30B in thesecond device region 200. - Alternately, if formation of the second source/drain trenches is omitted at the processing step of
FIG. 9 , a raised source region and/or a raised drain region can be grown over exposed source and drain regions, e.g., on exposed surfaces of the second source/drain extension regions (73A, 73B), by selective epitaxial growth of a doped semiconductor material. Yet alternately, source and drain regions may be formed by introduction of electrical dopants by ion implantation and/or plasma doping without forming first source drain/trenches and without forming raised source/drain regions. - Referring to
FIG. 11 , the etch-stop dielectric layer 64 and thesecond dielectric layer 66 can be removed selective to semiconductor materials and the materials of the first and second dielectric gate caps (52A, 52B) and the first and second gate spacers (54A, 54B). A first stress-generatingdielectric liner 68 and a second stress-generatingdielectric liner 69 can be formed in thefirst device region 100 and the second device region, respectively. The first stress-generatingdielectric liner 68 overlies a first gate structure (30A, 32A, 36A, 52A, 54A) and the embedded first-semiconductor-material source/drain regions (76A, 76B). The second stress-generatingdielectric liner 69 overlies a second gate structure (30B, 32B, 36B, 52B, 54B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). The first stress-generatingdielectric liner 68 and the second stress-generatingdielectric liner 69 are typically dielectric silicon nitride layers that are formed by plasma enhanced chemical vapor deposition. If thefirst device region 100 includes a p-type field effect transistor and thesecond device region 200 includes an n-type field effect transistor, the first stress-generatingdielectric liner 68 can be a dielectric liner that applies a compressive stress to underlying structures and a second stress-generatingdielectric liner 69 can be a dielectric liner that applies a tensile stress to underlying structures. The first stress-generatingdielectric liner 68 and the second stress-generatingdielectric liner 69 are optional, i.e., may, or may not, be present. - Referring to
FIG. 12 , a contact leveldielectric material layer 82 is deposited over the first stress-generatingdielectric liner 68 and the second stress-generatingdielectric liner 69, if present, and/or over the first gate structure (30A, 32A, 36A, 52A, 54A), the embedded first-semiconductor-material source/drain regions (76A, 76B), the second gate structure (30B, 32B, 36B, 52B, 54B), and the embedded second-semiconductor-material source/drain regions (77A, 77B). The contact leveldielectric layer 82 may include a mobile ion barrier layer (not shown). The contact leveldielectric layer 82 may include, for example, a CVD oxide such as undoped silicate glass (USG), borosilicate glass (BSG), phosphosilicate glass (PSG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), or a combination thereof. The contactdielectric material layer 82 is planarized, for example, by chemical mechanical planarization, a recess etch, or a combination thereof. For example, the topmost surface of the contact leveldielectric layer 82 as planarized can have a planar top surface that lies within the same horizontal plane as the top surfaces of the first stress-generatingdielectric liner 68 and the second stress-generatingdielectric liner 69, if present, or within the same horizontal plane as the top surfaces of the first and second dielectric gate caps (52A, 52B). - Referring to
FIG. 13 , afirst photoresist 81 is applied to the top surface of the contact leveldielectric layer 82 and is lithographically patterned to form openings therein. The openings in thefirst photoresist 81 overlie areas in which formation of metal semiconductor alloys are desired. For example, the openings in thefirst photoresist 81 may be within areas of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Optionally, additional openings (not shown) in thefirst photoresist 81 may be formed in portions of areas of the first and second gate conductors (32A, 32B). -
Trenches 83 are formed through the contact leveldielectric layer 82 and the first and second stress-generating dielectric liners (68, 69) and upper portions of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Eachtrench 83 can be formed by first anisotropically etching through the contact leveldielectric layer 82 and one of the first and second stress-generating dielectric liners (68, 69) to expose top surfaces of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Employing thefirst photoresist 81 as an etch mask, the anisotropic etch continues employing a different etch chemistry or the same chemistry into the upper portions of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Thus, eachtrench 83 extends from a top surface of the contact leveldielectric material layer 82 into a semiconductor material portion. Alternately, an anisotropic etch may be employed first to expose a semiconductor surface, and then a semiconductor specific wet etch chemistry such as a KOH etch may be employed. - The sidewalls of each
trench 83 contiguously extend from the topmost surface of the contact leveldielectric material layer 83 into the semiconductor material region, which can be one of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). The depth of the anisotropic etch can be controlled so that thetrenches 83 extend below a planar top surface of thesemiconductor substrate 8 such as the interface between thefirst semiconductor region 10 and the second gate dielectric 30B or the interface between thesecond semiconductor region 11 and thefirst gate dielectric 30A. Thus, the bottom surface of eachtrench 83 can be located between a horizontal plane that includes the bottom surface of the first and second gate dielectrics (30A, 30B) and another horizontal plane that coincides with a bottommost surface of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). - Referring to
FIG. 14 , ametal layer 78 is deposited on all exposed surfaces in thetrenches 83 and the top surface of the contact level dielectric layer. Themetal layer 78 includes a metal that can form a metal semiconductor alloy by interacting with the semiconductor materials of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Materials that can be employed for themetal layer 78 include, but are not limited to, Ti, Ta, V, W, Mo, Ni, Pt, and alloys thereof. The thickness of themetal layer 78 is typically less than one half of the width of the bottom portion of thetrenches 83 prior to deposition of themetal layer 83. Typically, the thickness of themetal layer 78 is from 10 nm to 30 nm, although lesser and greater thicknesses can also be employed. - Referring to
FIG. 15 , various metal semiconductor alloy regions are formed by inducing an interdiffusion and reaction between the metal in themetal layer 78 and the semiconductor materials that contact themetal layer 78. The semiconductor materials are located within surface portions of semiconductor material regions, i.e., on the sidewalls and bottom surface of thetrench 83 that form interfaces between themetal layer 78 and the semiconductor material regions. The semiconductor material regions include the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). The various metal semiconductor alloy regions include a first metalsemiconductor alloy region 84A formed on the embedded first-semiconductor-material source region 76A, a second metalsemiconductor alloy region 84B formed on the embedded first-semiconductor-material drain region 76B, a third metalsemiconductor alloy region 84C formed on the embedded second-semiconductor-material source region 77A, a fourth metalsemiconductor alloy region 84D formed on the embedded second-semiconductor-material drain region 77B. The various metal semiconductor alloy regions (84A, 84B, 84C, 84D) are formed by diffusion the metal into the various semiconductor material regions (76A, 76B, 77A, 77B) through sidewalls and bottom surfaces of thetrenches 83. The unreacted portions of themetal layer 78 are removed selective to the various metal semiconductor alloy regions (84A, 84B, 84C, 84D). - The entirety of each metal semiconductor alloy region (84A, 84B, 84C, or 84D) is of integral construction, i.e., contiguously connected throughout. Each metal semiconductor alloy region (84A, 84B, 84C, or 84D) includes an upper metal semiconductor alloy portion and a lower metal semiconductor alloy portion. The bottommost surface of each metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at a first depth dl from the topmost portions of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B).
- Within each upper metal semiconductor alloy portion, an inner sidewall and an outer sidewall of the upper metal semiconductor alloy portion are laterally spaced by a substantially constant width throughout. Each lower metal semiconductor alloy portion does not include a pair of an inner sidewall and an outer sidewall having a constant spacing therebetween. If a metal semiconductor alloy region (84A, 84B, 84C, 84D) includes a horizontal bottom portion having a substantially constant thickness, the top surface of the horizontal portion can be at a second depth d2 from the topmost portion of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). In this case, the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at the depth of the upper surface of the horizontal portion.
- The boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metal
semiconductor alloy region 84C is represented by a horizontal dotted line. The lower metal semiconductor alloy portions of the metal semiconductor alloy regions (84A, 84B, 84C, or 84D) can be formed between a horizontal plane that includes the bottom surface of the gate dielectrics (30A, 30B) and a bottommost surface of the embedded first-semiconductor-material source/drain regions (76A, 76B) or the embedded second-semiconductor-material source/drain regions (77A, 77B). Inner sidewalls of a metal semiconductor alloy regions (84A, 84B, 84C, 84D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein. - Referring to
FIG. 16 , a first optional processing step may be employed if formation of a local interconnect structure within the contact leveldielectric layer 82 is desired. In this case, asecond photoresist 85 can be optionally applied and lithographically patterned to form openings in an area overlapping with at least twotrenches 83. - Referring to
FIG. 17 , a second optional processing step may be employed if formation of a local interconnect structure within the contact leveldielectric layer 82 is desired. In an etch process that employs thesecond photoresist 85 as an etch mask, the exposed portions of the contact leveldielectric material layer 82 and any portion of the first and second stress-generating dielectric liners (68, 69), if present, are removed selective to the underlying semiconductor materials, underlying metal semiconductor alloy portions (i.e., portions of the first and second metal semiconductor alloy regions (84A, 84B), and underlying portions of the shallowtrench isolation structure 20. Thesecond photoresist 85 is subsequently removed, for example, by ashing. - Referring to
FIG. 18 , various contact via structures are formed by deposition of a conductive material into thetrenches 83 and by filling thetrenches 83 with the conductive material. The conductive material is typically a metal, which can be the same as, or different from the metal in themetal layer 78. (SeeFIG. 14 .) Excess conductive material above the top surface of the contact leveldielectric layer 82 is removed by planarization, which can be effected by, for example, chemical mechanical planarization, a recess etch, or a combination thereof. Remaining portions of the deposited conductive material form various contact via structures after the planarization. A topmost surface of each of the various contact via structures is coplanar with the topmost surface of the contact leveldielectric layer 82. - The various contact via structures can include, for example, a first-type contact via structures that contact only one of the metal semiconductor alloy regions (84C, 84D). The first-type contact via structures include a first first-type contact via
structure 86A that contacts the third metalsemiconductor alloy region 84C and a second first-type contact viastructure 86B that contacts the fourth metalsemiconductor alloy region 84D. Each of the first-type contact via structures (86A, 86B) includes a lower contact via portion that is laterally surrounded by a metal semiconductor alloy region (84C, 84D) and an upper contact via portion that overlies a metal semiconductor alloy region (84C, 84D). - The various contact via structures can further include, for example, a second-type contact via
structure 88 that contacts a plurality of metal semiconductor alloy regions (84A, 84B). The second-type contact viastructure 88 includes a plurality of lower contact via portions and an upper contact via portion. Each of the lower contact via portions is laterally surrounded by a metal semiconductor alloy region (84A or 84B) and an upper contact via portion that overlies a plurality of metal semiconductor alloy region (84A and 84B). The shallowtrench isolation structure 20 may the bottom surface of the second-type contact viastructure 88. - For each metal semiconductor alloy region that underlies a first-type contact via structure (86A, 86B) or a second-type contact via
structure 88, an upper metal semiconductor alloy portion of the metal semiconductor alloy region laterally surrounds a lower contact via portion of a contact via structure (86A, 86B, 88), and a lower metal semiconductor alloy portion of the metal semiconductor alloy region underlies the lower contact via portion of the contact via structure (86A, 86B, 88). - Because the
trenches 83 are formed below a planar top surface of the semiconductor substrate 8 (SeeFIG. 13 ), each lower contact via portion of a contact via structure (86A, 86B, 88) extends below the planar top surface of thesemiconductor substrate 8, which can be the coplanar with the bottom surfaces of the first and second gate dielectrics (30A, 30B). A lower metal semiconductor alloy portion of each metal semiconductor alloy region (84A, 84B, 84C, 84D) is located between the horizontal plane (that can includes the bottom surfaces of the first and second gate dielectrics (30A, 30B)), and a bottommost surface of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B), which are source regions and drain regions of field effect transistors. - At the bottommost portion of each upper portion of a contact via structure (86A, 86B, 88), a sidewall of the upper portion of the contact via structure (86A, 86B, 88) contacts the topmost portion of a metal semiconductor alloy region. The location at which the sidewall of the upper portion of the contact via structure (86A, 86B, 88) contacts the topmost portion of a metal semiconductor alloy region is laterally confined between an uppermost portion of an inner sidewall of the metal semiconductor alloy region (84A, 84B, 84C, 84D) and an uppermost portion of an outer sidewall of the metal semiconductor alloy region (84A, 84B, 84C, 84D) because the inner sidewall and the outer sidewall are laterally spaced by a constant distance. At the bottommost portion of each upper portion of a contact via structure (86A, 86B, 88), an entirety of a periphery of the upper contact via portion contacts an upper surface of the underlying metal semiconductor alloy region (84A, 84B, 84C, 84D).
- Because the metal diffused into semiconductor material regions during formation of the various metal semiconductor alloy regions (84A, 84B, 84C, 84D), the outer sidewalls of the various metal semiconductor alloy regions (84A, 84B, 84C, 84D) expand outward compared with the original size of the
trenches 83 as formed by etching. Thus, surfaces of the various metal semiconductor alloy regions (84A, 84B, 84C, 84D) contact the first or second stress-generating dielectric liners (68, 69), if present, or the contact leveldielectric material layer 82 if first or second stress-generating dielectric liners are not present. The entirety of each upper contact via portion of the various contact via structures is embedded in the first and second stress-generating dielectric liners (68, 69) and the contact leveldielectric material layer 82. - Referring to
FIG. 19 , various upper level metal interconnect structures can be subsequently formed. The upper level metal interconnect structures can include at least one interconnect leveldielectric material layer 89, at least one conductive via structures (90A, 90B, 90C, 90D, 90E), and at least oneconductive line structures 92. - Referring to
FIG. 20 , a first variation of the exemplary semiconductor structure can be derived from the exemplary structure by omitting formation of the first source/drain trenches 18 and the accompanying embedded first-semiconductor-material source/drain regions (76A, 76B) and/or by omitting formation of the second source/drain trenches 19 and the accompanying embedded second-semiconductor-material source/drain regions (77A, 77B). Instead, first implanted source/drain regions (76A′, 76B′) and/or second implanted source/drain regions (77A′, 77B′) are formed by employing masked ion implantation steps. Correspondingly, the top surfaces of the implanted source/drain regions (76A′, 76B′) and/or second implanted source/drain regions (77A′, 77B′) can be coplanar with the bottom surfaces of the first and second gate dielectrics (30A, 30B). - The bottommost surface of each metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at a first depth d1 from the topmost portions of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). Within each upper metal semiconductor alloy portion, an inner sidewall and an outer sidewall of the upper metal semiconductor alloy portion are laterally spaced by a substantially constant width throughout. Each lower metal semiconductor alloy portion does not include a pair of an inner sidewall and an outer sidewall having a constant spacing therebetween.
- If a metal semiconductor alloy region (84A, 84B, 84C, 84D) includes a horizontal bottom portion having a substantially constant thickness, the top surface of the horizontal portion can be at a second depth d2 from the topmost portion of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). In this case, the boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at the depth of the upper surface of the horizontal portion. The boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metal
semiconductor alloy region 84C is represented by a horizontal dotted line. The lower metal semiconductor alloy portions of the metal semiconductor alloy regions (84A, 84B, 84C, or 84D) can be formed between a horizontal plane that includes the bottom surface of the gate dielectrics (30A, 30B) and a bottommost surface of the embedded first-semiconductor-material source/drain regions (76A, 76B) or the embedded second-semiconductor-material source/drain regions (77A, 77B). Inner sidewalls of a metal semiconductor alloy regions (84A, 84B, 84C, 84D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein. - Referring to
FIG. 21 , a second variation of the exemplary semiconductor structure can be derived from the first exemplary semiconductor structure or the first variation of the first exemplary semiconductor structure by employing an etch process that rounds the bottom surfaces of thetrenches 83 at a processing step corresponding toFIG. 13 . The bottommost surface of each metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at a first depth dl from the topmost portions of the embedded first-semiconductor-material source/drain regions (76A, 76B) and the embedded second-semiconductor-material source/drain regions (77A, 77B). The boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion in any of the metal semiconductor alloy region (84A, 84B, 84C, or 84D) can be at a depth at which an inner sidewall and an outer sidewall of the metal semiconductor alloy region (84A, 84B, 84C, or 84D) becomes no longer parallel to each other. The boundary between the upper metal semiconductor alloy portion and the lower metal semiconductor alloy portion within the third metalsemiconductor alloy region 84C is represented by a horizontal dotted line. Thus, the inner sidewalls of a metal semiconductor alloy regions (84A, 84B, 84C, 84D) are laterally spaced at least by a spacing s throughout the entirety of the upper metal semiconductor alloy portion therein. - The structure of the present disclosure can be implemented on any type of field effect transistors including conventional planar field effect transistors and finFETs, as well as bipolar transistors that require contacts to the emitter, base, and collector, and other semiconductor devices such as varactors, silicon controlled rectifiers, diodes, capacitors, resistors, and inductors that include at least one metal semiconductor alloy region.
- While the disclosure has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the disclosure is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the disclosure and the following claims.
Claims (20)
1. A semiconductor structure comprising:
a trench located in a semiconductor material region in a semiconductor substrate;
a metal semiconductor alloy region located within said trench; and
a contact via structure including a lower contact via portion that is located within said metal semiconductor alloy region and laterally spaced from said semiconductor material region by said metal semiconductor alloy region.
2. The semiconductor structure of claim 1 , wherein an entirety of said metal semiconductor alloy region is of integral construction and includes an upper metal semiconductor alloy portion and a lower metal semiconductor alloy portion, wherein said upper metal semiconductor alloy portion laterally surrounds said lower contact via portion and said lower metal semiconductor alloy portion underlies said lower contact via portion.
3. The semiconductor structure of claim 2 , wherein an inner sidewall and an outer sidewall of said upper metal semiconductor alloy portion are laterally spaced by a substantially constant width throughout an entirety of a periphery of said lower contact via portion.
4. The semiconductor structure of claim 2 , wherein said lower metal semiconductor alloy portion has a constant thickness between an upper horizontal surface of said lower metal semiconductor alloy portion and a lower horizontal surface of said lower metal semiconductor alloy portion.
5. The semiconductor structure of claim 1 , wherein a sidewall of an upper portion of said contact via structure contacts said metal semiconductor alloy region between an uppermost portion of an inner sidewall of said metal semiconductor alloy region and an uppermost portion of an outer sidewall of said metal semiconductor alloy region.
6. The semiconductor structure of claim 1 , further comprising at least one dielectric material layer overlying said semiconductor substrate, wherein an upper contact via portion of said contact via structure is embedded in said at least one dielectric material layer.
7. The semiconductor structure of claim 6 , wherein said semiconductor material region and said metal semiconductor alloy region contact said at least one dielectric material layer.
8. The semiconductor structure of claim 6 , wherein a topmost surface of said upper contact via portion is coplanar with a topmost surface of said at least one dielectric layer.
9. The semiconductor structure of claim 1 , further comprising:
another trench located in another semiconductor material region in said semiconductor substrate; and
another metal semiconductor alloy region located within said other trench, wherein said contact via structure contiguously extends from a surface of said metal semiconductor alloy region to a surface of said other metal semiconductor alloy region.
10. The semiconductor structure of claim 9 , further comprising a shallow trench isolation structure contacting a bottom surface of said contact via structure.
11. The semiconductor structure of claim 6 , wherein an entirety of a periphery of said upper contact via portion contacts an upper surface of said metal semiconductor alloy region.
12. The semiconductor structure of claim 1 , wherein said lower contact via portion extends below a planar top surface of said semiconductor substrate.
13. The semiconductor structure of claim 12 , wherein said planar top surface of said semiconductor substrate is substantially coplanar with an interface between a gate dielectric and a semiconductor portion within said semiconductor substrate.
14. The semiconductor structure of claim 1 , wherein said semiconductor material region is a source region or a drain region of a field effect transistor.
15. The semiconductor structure of claim 14 , wherein a lower metal semiconductor alloy portion of said metal semiconductor alloy region is located between a horizontal plane that includes a bottom surface of a gate dielectric and a bottommost surface of said source region or said drain region.
16. The semiconductor structure of claim 1 , wherein said contact via structure directly contacts a surface of said semiconductor material region.
17. A method of forming a semiconductor structure comprising:
forming at least one dielectric material layer over a semiconductor structure including a semiconductor material region;
forming a trench that extends from a top surface of said at least one dielectric material layer into said semiconductor material portion; and
forming a metal semiconductor alloy region by diffusing a metal into said semiconductor material region through a sidewall of said trench.
18. The method of claim 17 , further comprising forming a contact via structure on said metal semiconductor alloy region by filling said trench with a conductive material.
19. The method of claim 17 , wherein an entirety of said metal semiconductor alloy region is formed as a structure of integral construction and includes an upper metal semiconductor alloy portion and a lower metal semiconductor alloy portion, wherein said lower contact via portion is laterally surrounded by said upper metal semiconductor alloy portion and overlies and said lower metal semiconductor alloy portion upon formation.
20. The method of claim 16 , wherein said metal semiconductor alloy region is formed by deposition of a metal layer on a sidewall and a bottom surface of said trench, interdiffusion of said metal and a semiconductor material of said semiconductor material region, and removal of an unreacted portion of said metal layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/603,572 US20120326241A1 (en) | 2010-08-03 | 2012-09-05 | Metal semiconductor alloy structure for low contact resistance |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/849,390 US8358012B2 (en) | 2010-08-03 | 2010-08-03 | Metal semiconductor alloy structure for low contact resistance |
US13/603,572 US20120326241A1 (en) | 2010-08-03 | 2012-09-05 | Metal semiconductor alloy structure for low contact resistance |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/849,390 Division US8358012B2 (en) | 2010-08-03 | 2010-08-03 | Metal semiconductor alloy structure for low contact resistance |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120326241A1 true US20120326241A1 (en) | 2012-12-27 |
Family
ID=45555509
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/849,390 Expired - Fee Related US8358012B2 (en) | 2010-08-03 | 2010-08-03 | Metal semiconductor alloy structure for low contact resistance |
US13/603,572 Abandoned US20120326241A1 (en) | 2010-08-03 | 2012-09-05 | Metal semiconductor alloy structure for low contact resistance |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/849,390 Expired - Fee Related US8358012B2 (en) | 2010-08-03 | 2010-08-03 | Metal semiconductor alloy structure for low contact resistance |
Country Status (1)
Country | Link |
---|---|
US (2) | US8358012B2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130178035A1 (en) * | 2011-02-25 | 2013-07-11 | International Business Machines Corporation | Structure and method to enabling a borderless contact to source regions and drain regions of a complementary metal oxide semiconductor (cmos) transistor |
US8598661B2 (en) * | 2011-07-13 | 2013-12-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial process for forming semiconductor devices |
US8642430B2 (en) * | 2012-04-09 | 2014-02-04 | GlobalFoundries, Inc. | Processes for preparing stressed semiconductor wafers and for preparing devices including the stressed semiconductor wafers |
US20150243660A1 (en) * | 2014-02-25 | 2015-08-27 | Stmicroelectronics, Inc. | Cmos structure having low resistance contacts and fabrication method |
US20150333155A1 (en) * | 2014-05-19 | 2015-11-19 | Stmicroelectronics, Inc. | Method for making semiconductor device with filled gate line end recesses |
CN106469756A (en) * | 2015-08-21 | 2017-03-01 | 台湾积体电路制造股份有限公司 | Semiconductor structure and its manufacture method |
CN107039523A (en) * | 2015-09-28 | 2017-08-11 | 格罗方德半导体公司 | There is the 3 D semiconductor transistor of gate contact in active area |
US9881872B2 (en) * | 2016-01-15 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for fabricating a local interconnect in a semiconductor device |
US20210217798A1 (en) * | 2020-01-15 | 2021-07-15 | United Microelectronics Corp. | Semiconductor image sensor device and fabrication method thereof |
Families Citing this family (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8358012B2 (en) * | 2010-08-03 | 2013-01-22 | International Business Machines Corporation | Metal semiconductor alloy structure for low contact resistance |
CN102468326B (en) * | 2010-10-29 | 2015-01-07 | 中国科学院微电子研究所 | contact electrode manufacturing method and semiconductor device |
US8778767B2 (en) | 2010-11-18 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuits and fabrication methods thereof |
US8921944B2 (en) * | 2011-07-19 | 2014-12-30 | United Microelectronics Corp. | Semiconductor device |
DE102011080438B3 (en) * | 2011-08-04 | 2013-01-31 | Globalfoundries Inc. | A manufacturing method of an N-channel transistor having a large-gate metal gate electrode structure and a reduced series resistance by epitaxially-fabricated semiconductor material in the drain and source regions and N-channel transistor |
US8975672B2 (en) * | 2011-11-09 | 2015-03-10 | United Microelectronics Corp. | Metal oxide semiconductor transistor and manufacturing method thereof |
US8895379B2 (en) * | 2012-01-06 | 2014-11-25 | International Business Machines Corporation | Integrated circuit having raised source drains devices with reduced silicide contact resistance and methods to fabricate same |
JP5956809B2 (en) * | 2012-04-09 | 2016-07-27 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8936979B2 (en) * | 2012-06-11 | 2015-01-20 | GlobalFoundries, Inc. | Semiconductor devices having improved gate height uniformity and methods for fabricating same |
US10535735B2 (en) * | 2012-06-29 | 2020-01-14 | Intel Corporation | Contact resistance reduced P-MOS transistors employing Ge-rich contact layer |
US8946791B2 (en) * | 2012-08-31 | 2015-02-03 | International Business Machines Corporation | Finfet with reduced parasitic capacitance |
EP2704199B1 (en) * | 2012-09-03 | 2020-01-01 | IMEC vzw | Method of manufacturing a semiconductor device |
US9461143B2 (en) * | 2012-09-19 | 2016-10-04 | Intel Corporation | Gate contact structure over active gate and method to fabricate same |
KR101959715B1 (en) * | 2012-11-06 | 2019-03-20 | 삼성전자 주식회사 | Semiconductor device |
US8900958B2 (en) | 2012-12-19 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Epitaxial formation mechanisms of source and drain regions |
US8853039B2 (en) | 2013-01-17 | 2014-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Defect reduction for formation of epitaxial layer in source and drain regions |
US8906759B2 (en) * | 2013-02-25 | 2014-12-09 | International Business Machines Corporation | Silicon nitride gate encapsulation by implantation |
US9337083B2 (en) * | 2013-03-10 | 2016-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-layer metal contacts |
CN104037122B (en) * | 2013-03-10 | 2017-08-15 | 台湾积体电路制造股份有限公司 | Multiple layer metal contact |
US8975142B2 (en) * | 2013-04-25 | 2015-03-10 | Globalfoundries Inc. | FinFET channel stress using tungsten contacts in raised epitaxial source and drain |
US9293534B2 (en) | 2014-03-21 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of dislocations in source and drain regions of FinFET devices |
TWI612666B (en) * | 2013-06-24 | 2018-01-21 | 聯華電子股份有限公司 | Method for fabricating finfet transistor |
US9209175B2 (en) * | 2013-07-17 | 2015-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOS devices having epitaxy regions with reduced facets |
US9177956B2 (en) * | 2013-07-31 | 2015-11-03 | Globalfoundries Inc. | Field effect transistor (FET) with self-aligned contacts, integrated circuit (IC) chip and method of manufacture |
CN104425265B (en) * | 2013-08-20 | 2017-07-14 | 中芯国际集成电路制造(上海)有限公司 | The forming method of PMOS transistor and the forming method of CMOS transistor |
CN104425267B (en) * | 2013-08-27 | 2017-07-14 | 中芯国际集成电路制造(北京)有限公司 | The forming method of transistor |
CN104425520B (en) * | 2013-08-27 | 2017-06-16 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and forming method |
US9153483B2 (en) | 2013-10-30 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of semiconductor integrated circuit fabrication |
CN105637617A (en) * | 2013-11-20 | 2016-06-01 | 英特尔公司 | Microelectronic transistor contacts and methods of fabricating the same |
US20150171206A1 (en) * | 2013-12-18 | 2015-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Epitaxially Growing III-V Contact Plugs for MOSFETs |
CN104752348B (en) * | 2013-12-31 | 2018-05-01 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
US9443851B2 (en) * | 2014-01-03 | 2016-09-13 | Samsung Electronics Co., Ltd. | Semiconductor devices including finFETs and local interconnect layers and methods of fabricating the same |
US9379214B2 (en) * | 2014-02-14 | 2016-06-28 | Semi Solutions Llc | Reduced variation MOSFET using a drain-extension-last process |
US9496149B2 (en) | 2014-04-14 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods for manufacturing the same |
US10103064B2 (en) * | 2014-05-28 | 2018-10-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor structure including epitaxial channel layers and raised source/drain regions |
US9679990B2 (en) * | 2014-08-08 | 2017-06-13 | Globalfoundries Inc. | Semiconductor structure(s) with extended source/drain channel interfaces and methods of fabrication |
CN105575885B (en) | 2014-10-14 | 2021-07-06 | 联华电子股份有限公司 | Semiconductor element and manufacturing method thereof |
US9455195B2 (en) | 2014-12-05 | 2016-09-27 | International Business Machines Corporation | Method of forming performance optimized gate structures by silicidizing lowered source and drain regions |
US9287403B1 (en) * | 2014-12-05 | 2016-03-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET and method for manufacturing the same |
TWI649808B (en) | 2014-12-16 | 2019-02-01 | 聯華電子股份有限公司 | Semiconductor device and method for fabricating the same |
CN105762106B (en) * | 2014-12-18 | 2021-02-19 | 联华电子股份有限公司 | Semiconductor device and manufacturing process thereof |
US9401408B2 (en) * | 2014-12-29 | 2016-07-26 | Globalfoundries Inc. | Confined early epitaxy with local interconnect capability |
US9508718B2 (en) * | 2014-12-29 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET contact structure and method for forming the same |
US9564506B2 (en) * | 2015-01-06 | 2017-02-07 | International Business Machines Corporation | Low end parasitic capacitance FinFET |
CN105990116A (en) * | 2015-02-03 | 2016-10-05 | 联华电子股份有限公司 | Method for fabricating semiconductor component |
KR102246880B1 (en) | 2015-02-10 | 2021-04-30 | 삼성전자 주식회사 | Integrated circuit device and method of manufacturing the same |
US9496264B2 (en) * | 2015-02-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of FinFET device |
US9570613B2 (en) * | 2015-02-13 | 2017-02-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of FinFET device |
KR102407994B1 (en) * | 2015-03-23 | 2022-06-14 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
US9882005B2 (en) * | 2015-06-22 | 2018-01-30 | International Business Machines Corporation | Fully depleted silicon-on-insulator device formation |
KR102422430B1 (en) * | 2015-07-16 | 2022-07-18 | 삼성전자주식회사 | Semiconductor device and fabricating method thereof |
US9536945B1 (en) * | 2015-07-30 | 2017-01-03 | International Business Machines Corporation | MOSFET with ultra low drain leakage |
US10312321B2 (en) * | 2015-08-28 | 2019-06-04 | International Business Machines Corporation | Trigate device with full silicided epi-less source/drain for high density access transistor applications |
CN108028277B (en) * | 2015-09-25 | 2021-12-21 | 英特尔公司 | Semiconductor device contact with increased contact area |
US9484255B1 (en) * | 2015-11-03 | 2016-11-01 | International Business Machines Corporation | Hybrid source and drain contact formation using metal liner and metal insulator semiconductor contacts |
TWI662621B (en) | 2015-11-10 | 2019-06-11 | 聯華電子股份有限公司 | Semiconductor device and method for fabricating the same |
US9627510B1 (en) | 2015-12-02 | 2017-04-18 | International Business Machines Corporation | Structure and method for replacement gate integration with self-aligned contacts |
US9887289B2 (en) | 2015-12-14 | 2018-02-06 | International Business Machines Corporation | Method and structure of improving contact resistance for passive and long channel devices |
US9953873B2 (en) * | 2016-05-24 | 2018-04-24 | Globalfoundries Inc. | Methods of modulating the morphology of epitaxial semiconductor material |
CN107492572B (en) | 2016-06-13 | 2022-05-17 | 联华电子股份有限公司 | Semiconductor transistor element and manufacturing method thereof |
CN108074813A (en) * | 2016-11-10 | 2018-05-25 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US10020381B1 (en) * | 2017-05-17 | 2018-07-10 | International Business Machines Corporation | Embedded bottom metal contact formed by a self-aligned contact process for vertical transistors |
CN109148278B (en) * | 2017-06-15 | 2021-02-02 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
KR102469885B1 (en) | 2017-09-11 | 2022-11-22 | 삼성전자주식회사 | Semiconductor device |
CN109599366B (en) * | 2017-09-30 | 2023-03-21 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
CN109599337A (en) * | 2017-09-30 | 2019-04-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and forming method thereof |
CN109659233B (en) * | 2017-10-12 | 2022-04-15 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US10510886B2 (en) * | 2017-10-26 | 2019-12-17 | Samsung Electronics Co., Ltd. | Method of providing reacted metal source-drain stressors for tensile channel stress |
CN109728088A (en) * | 2017-10-30 | 2019-05-07 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US11037924B2 (en) * | 2017-11-21 | 2021-06-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming source/drain contacts |
US10580875B2 (en) * | 2018-01-17 | 2020-03-03 | Globalfoundries Inc. | Middle of line structures |
KR20190110845A (en) * | 2018-03-21 | 2019-10-01 | 삼성전자주식회사 | Semiconductor device |
US10431502B1 (en) * | 2018-04-16 | 2019-10-01 | International Business Machines Corporation | Maskless epitaxial growth of phosphorus-doped Si and boron-doped SiGe (Ge) for advanced source/drain contact |
US10522683B2 (en) * | 2018-04-25 | 2019-12-31 | Intel Corporation | Transistors with ballistic or quasi-ballistic carrier behavior and low resistance in source and drain nodes |
US10529860B2 (en) * | 2018-05-31 | 2020-01-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for FinFET device with contact over dielectric gate |
US10693004B2 (en) * | 2018-08-14 | 2020-06-23 | Taiwan Semiconductor Manufactruing Co., Ltd. | Via structure with low resistivity and method for forming the same |
US11437284B2 (en) * | 2018-08-31 | 2022-09-06 | Applied Materials, Inc. | Contact over active gate structure |
KR20210017167A (en) | 2019-08-07 | 2021-02-17 | 삼성전자주식회사 | Semiconductor device |
CN113380885A (en) * | 2020-02-25 | 2021-09-10 | 长鑫存储技术有限公司 | Semiconductor device and method for manufacturing the same |
JP7480000B2 (en) * | 2020-09-10 | 2024-05-09 | キオクシア株式会社 | Semiconductor device and its manufacturing method |
US11948982B2 (en) * | 2021-11-24 | 2024-04-02 | Nanya Technology Corporation | Semiconductor device and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7102201B2 (en) * | 2004-07-15 | 2006-09-05 | International Business Machines Corporation | Strained semiconductor device structures |
US7649232B2 (en) * | 2005-03-29 | 2010-01-19 | Fujitsu Microelectronics Limited | P-channel MOS transistor, semiconductor integrated circuit device and fabrication process thereof |
US7800226B2 (en) * | 2002-09-17 | 2010-09-21 | Agere Systems Inc. | Integrated circuit with metal silicide regions |
US8358012B2 (en) * | 2010-08-03 | 2013-01-22 | International Business Machines Corporation | Metal semiconductor alloy structure for low contact resistance |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4780818B2 (en) * | 2000-03-03 | 2011-09-28 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4534164B2 (en) * | 2006-07-25 | 2010-09-01 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor device |
US7968952B2 (en) * | 2006-12-29 | 2011-06-28 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
DE102007015504B4 (en) * | 2007-03-30 | 2014-10-23 | Advanced Micro Devices, Inc. | SOI transistor having reduced length drain and source regions and a strained dielectric material adjacent thereto and method of fabrication |
DE102008030854B4 (en) * | 2008-06-30 | 2014-03-20 | Advanced Micro Devices, Inc. | MOS transistors having depressed drain and source regions and non-conforming metal silicide regions, and methods of fabricating the transistors |
-
2010
- 2010-08-03 US US12/849,390 patent/US8358012B2/en not_active Expired - Fee Related
-
2012
- 2012-09-05 US US13/603,572 patent/US20120326241A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7800226B2 (en) * | 2002-09-17 | 2010-09-21 | Agere Systems Inc. | Integrated circuit with metal silicide regions |
US7102201B2 (en) * | 2004-07-15 | 2006-09-05 | International Business Machines Corporation | Strained semiconductor device structures |
US7649232B2 (en) * | 2005-03-29 | 2010-01-19 | Fujitsu Microelectronics Limited | P-channel MOS transistor, semiconductor integrated circuit device and fabrication process thereof |
US8358012B2 (en) * | 2010-08-03 | 2013-01-22 | International Business Machines Corporation | Metal semiconductor alloy structure for low contact resistance |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130178035A1 (en) * | 2011-02-25 | 2013-07-11 | International Business Machines Corporation | Structure and method to enabling a borderless contact to source regions and drain regions of a complementary metal oxide semiconductor (cmos) transistor |
US8614133B2 (en) * | 2011-02-25 | 2013-12-24 | International Business Machines Corporation | Structure and method to enabling a borderless contact to source regions and drain regions of a complementary metal oxide semiconductor (CMOS) transistor |
US8598661B2 (en) * | 2011-07-13 | 2013-12-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial process for forming semiconductor devices |
US8642430B2 (en) * | 2012-04-09 | 2014-02-04 | GlobalFoundries, Inc. | Processes for preparing stressed semiconductor wafers and for preparing devices including the stressed semiconductor wafers |
US10546856B2 (en) * | 2014-02-25 | 2020-01-28 | Stmicroelectronics, Inc. | CMOS structure having low resistance contacts and fabrication method |
US20150243660A1 (en) * | 2014-02-25 | 2015-08-27 | Stmicroelectronics, Inc. | Cmos structure having low resistance contacts and fabrication method |
US20150333155A1 (en) * | 2014-05-19 | 2015-11-19 | Stmicroelectronics, Inc. | Method for making semiconductor device with filled gate line end recesses |
US9653579B2 (en) * | 2014-05-19 | 2017-05-16 | Stmicroelectronics, Inc. | Method for making semiconductor device with filled gate line end recesses |
US9935179B2 (en) * | 2014-05-19 | 2018-04-03 | International Business Machines Corporation | Method for making semiconductor device with filled gate line end recesses |
CN106469756A (en) * | 2015-08-21 | 2017-03-01 | 台湾积体电路制造股份有限公司 | Semiconductor structure and its manufacture method |
CN107039523A (en) * | 2015-09-28 | 2017-08-11 | 格罗方德半导体公司 | There is the 3 D semiconductor transistor of gate contact in active area |
DE102016218697B4 (en) | 2015-09-28 | 2022-09-08 | Globalfoundries U.S. Inc. | Three-dimensional transistor, semiconductor structure and method |
US9881872B2 (en) * | 2016-01-15 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for fabricating a local interconnect in a semiconductor device |
US10157845B2 (en) | 2016-01-15 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for fabricating a local interconnect in a semiconductor device |
US20210217798A1 (en) * | 2020-01-15 | 2021-07-15 | United Microelectronics Corp. | Semiconductor image sensor device and fabrication method thereof |
US11538844B2 (en) * | 2020-01-15 | 2022-12-27 | United Microelectronics Corp. | Semiconductor image sensor device and fabrication method thereof |
US11881493B2 (en) | 2020-01-15 | 2024-01-23 | United Microelectronics Corp. | Semiconductor image sensor device |
Also Published As
Publication number | Publication date |
---|---|
US8358012B2 (en) | 2013-01-22 |
US20120032275A1 (en) | 2012-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8358012B2 (en) | Metal semiconductor alloy structure for low contact resistance | |
US9548385B1 (en) | Self-aligned contacts for vertical field effect transistors | |
US11038015B2 (en) | Non-planar field effect transistor devices with low-resistance metallic gate structures | |
US7678634B2 (en) | Local stress engineering for CMOS devices | |
US11823949B2 (en) | FinFet with source/drain regions comprising an insulator layer | |
US20220209003A1 (en) | Semiconductor structure and method for forming the same | |
US8835232B2 (en) | Low external resistance ETSOI transistors | |
US11715777B2 (en) | Semiconductor device and method | |
US20230387246A1 (en) | Methods of forming gate structures with uniform gate length | |
US11916124B2 (en) | Transistor gates and methods of forming | |
US20220352371A1 (en) | Semiconductor Device and Method | |
US11942523B2 (en) | Semiconductor devices and methods of forming the same | |
US12051721B2 (en) | Methods of forming semiconductor devices including gate barrier layers | |
US12009429B2 (en) | Semiconductor device and method | |
US20240194765A1 (en) | Semiconductor Device and Method | |
US20230378001A1 (en) | Semiconductor device and method | |
US12051700B2 (en) | Semiconductor device and method | |
US11804408B2 (en) | Semiconductor device and method | |
US20230369428A1 (en) | Under epitaxy isolation structure | |
US20230114216A1 (en) | Nanostructure fet and method of forming same | |
US20220406774A1 (en) | Doped well for semiconductor devices | |
US20240113164A1 (en) | Film modification for gate cut process | |
US11855139B2 (en) | Extended drain field effect transistor with trench gate(s) and method | |
US11990511B2 (en) | Source/drain device and method of forming thereof | |
US20230033289A1 (en) | Gate structures in transistor devices and methods of forming same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |