US20120119825A1 - Circuit for negative bias temperature instability compensation - Google Patents
Circuit for negative bias temperature instability compensation Download PDFInfo
- Publication number
- US20120119825A1 US20120119825A1 US12/948,626 US94862610A US2012119825A1 US 20120119825 A1 US20120119825 A1 US 20120119825A1 US 94862610 A US94862610 A US 94862610A US 2012119825 A1 US2012119825 A1 US 2012119825A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- node
- stressed
- compensation
- operable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015556 catabolic process Effects 0.000 claims abstract description 75
- 238000006731 degradation reaction Methods 0.000 claims abstract description 75
- 238000004519 manufacturing process Methods 0.000 claims description 15
- 230000004044 response Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 12
- 230000007423 decrease Effects 0.000 claims description 3
- 230000003247 decreasing effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 11
- 230000000694 effects Effects 0.000 description 9
- 238000005259 measurement Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 238000013461 design Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000003278 mimic effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000000153 supplemental effect Effects 0.000 description 2
- 101000836337 Homo sapiens Probable helicase senataxin Proteins 0.000 description 1
- 102100027178 Probable helicase senataxin Human genes 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000006880 cross-coupling reaction Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
Definitions
- the disclosed subject matter relates generally to integrated circuit devices and, more particularly, to a circuit for negative bias temperature instability compensation.
- NBTI Negative Bias Temperature Instability
- PBTI positive bias temperature instability
- keeper PFETs are almost always stressed.
- Another example of such a stressed device is a sleep enable circuit that selectively charges a voltage bus during an active state and isolates the bus during a sleep state.
- designers attempt to account for NBTI by adjusting the specifications of the device. Exemplary techniques for mitigating the effects of NBTI involve changing the specifications of the dynamic devices or attempting to compensate for the degradation.
- Changing the specifications may include reducing the number of pull-down devices on the array bitlines (i.e., or the dynamic node in a generic domino logic circuit) such that required keeper size can be more readily met.
- This approach sacrifices design density, and is thus infeasible in large arrays. Oversizing the keeper to account for future degradation results in a performance penalty by increasing the pull-down speed.
- a compensation approach involves periodically adjusting the body bias of the n-well where the keeper is formed. Such an approach is typically based upon a generic degradation circuit and applies a global body bias to all PFETs in the n-well. Applying forward bias to many large n-wells creates more leakage by slightly forward biasing the diodes. Also, the general bias is not specific to the actual keeper strength, resulting in the risk of over-compensating and slowing down a critical path as a result. Because the amount of forward bias is bounded by the diode onset voltage, the degree of compensation is limited. Finally, creating extra well-ties in dense arrays can consume significant circuit area.
- an integrated circuit device including a first circuit for providing current to a first node, and a degradation compensator including a first compensation circuit coupled to the first node to provide compensation current to the first node.
- the degradation compensator is operable to estimate a degree of degradation in the first circuit and provide a compensation signal to the first compensation circuit to control the amount of compensation current based on the estimated degree of degradation.
- an integrated circuit device including a first circuit for providing current to a first node and a degradation compensator.
- the degradation compensator includes a first compensation transistor coupled to the first node, a stressed circuit corresponding to at least a portion of the first circuit, a reference circuit corresponding to the at least a portion of the first circuit, and logic operable to compare responses of the stressed and reference circuits and, based on the comparison, generate a compensation signal for enabling the first compensation transistor to provide a compensation current to the first node based on a magnitude of the compensation signal.
- Yet another aspect of the disclosed subject matter is seen in a method that includes providing current to a first node using a first circuit. Compensation current is provided to the first node using a first compensation circuit. A degree of degradation in the first circuit is estimated. A compensation signal is provided to the first compensation circuit to control the amount of compensation current based on the estimated degree of degradation.
- FIG. 1 is a simplified block diagram of a degradation compensator in accordance with one illustrative embodiment of the present subject matter
- FIG. 2 is a diagram of a keeper circuit employing the degradation compensator of FIG. 1 ;
- FIG. 4 is a circuit diagram of a negative bias temperature instability monitor in the degradation compensator of FIG. 1 ;
- FIG. 5 is a timing diagram illustrating the operation of the circuit of FIG. 4 ;
- FIG. 6 is a simplified diagram of a computing apparatus that may be programmed to direct the fabrication of the integrated circuit device of FIG. 1 .
- a compensation circuit is provided to provide additional current to a node being driven by a dynamic circuit, such as a keeper circuit or a sleep enable circuit.
- the compensation circuit includes two copies of at least a portion of the dynamic circuit. One copy is subjected to similar operating conditions as the dynamic circuit, so that degradation present in the dynamic circuit is similarly reflected in the first, or stressed, copy.
- the second copy, a reference copy is maintained in a substantially unstressed state so that its performance more closely matches that of the dynamic circuit prior to experiencing degradation.
- the responses of the stressed and reference circuits may be compared to estimate the degree of degradation, and the amount of compensation current provided to the node can be controlled based on the degradation.
- FIG. 1 the disclosed subject matter shall be described in the context of an integrated circuit device 10 including one or more dynamic circuits 20 and a degradation compensator 30 for compensating for negative bias temperature instability.
- the degradation compensator 30 includes a NBTI monitor 40 for estimating the degradation of the dynamic circuit(s) 20 .
- the NBTI monitor 40 increments or decrements a counter 50 based on the monitored degradation to controlling a bias generator 60 (e.g., a DC divider).
- the bias generator 60 drives an operational amplifier 70 , which provides a compensation signal, PCOMP, for biasing a compensation transistor 80 .
- An enable signal, EN for enabling the dynamic circuit 20 is provided to a select transistor 90 for coupling the compensation transistor 80 to the dynamic circuit 20 .
- the enable signal may indicate when the devices subject to degradation in the dynamic circuit 20 (e.g., the keeper or sleep enable circuit) are active.
- the enable signal is illustrated as being externally supplied, it is contemplated that it may also be generated internal to the dynamic circuit 20 , as illustrated below. In cases where multiple instances of the dynamic circuit 20 are present, the same compensation signal may be provided to each of the instances.
- the output of the inverter 150 is also provided to the select transistor 90 so that the compensation transistor 80 is coupled to the bit line 110 whenever the keeper transistor 140 is enabled.
- the compensation transistor 80 provides additional current for charging the bit line 110 in a manner that compensates for the estimated degradation of the keeper transistor 140 . As the degradation increases, the amount of supplemental current provided by the compensation transistor 80 increases.
- FIG. 3 is a circuit diagram illustrating how the compensation transistor 80 and select transistor 90 may be implemented with a sleep enable circuit 160 as the dynamic circuit 20 .
- the sleep enable circuit 160 includes one or more sleep enable transistors 170 coupled between a primary voltage bus 180 and a secondary voltage bus 190 . When devices powered by the secondary voltage bus 190 are active, the sleep enable transistor 170 is enabled. During a sleep mode, the sleep enable transistor 170 is disabled and the secondary voltage bus 190 is isolated from the primary voltage bus 180 .
- the select transistor 90 is enabled by the same sleep enable signal, EN, as the sleep enable transistor 170 .
- the compensation current provided by the compensation transistor 80 provides additional current for charging the secondary voltage bus 190 in a manner that compensates for the estimated degradation of the sleep enable transistor 170 . As the degradation increases, the amount of supplemental current provided by the compensation transistor 80 increases.
- the NBTI monitor 40 includes a stressed circuit 200 that attempts to mimic the degradation of the dynamic circuit 20 and a reference circuit 210 that essentially remains unstressed to provide a benchmark for estimating the degree of degradation in the stressed circuit 200 .
- the level of compensation current provided by the compensation transistor 80 provided in the dynamic circuit 20 can be controlled so that performance of the dynamic circuit 20 can be maintained.
- the stressed and reference circuits 200 , 210 have circuitry mimicking the circuitry in the dynamic circuit 20 subject to NBTI degradation. For purposes of the following example, the monitoring and control of the compensation bias for the memory circuit 100 of FIG. 2 is illustrated.
- the stressed and reference circuits 200 , 210 may be modified depending on the particular nature of the dynamic circuit 20 . Elements of the stressed circuit 200 in FIG. 4 are suffixed with the letter “S”, while elements of the reference circuit 210 are suffixed with the letter “R”. When no suffix is used in this description, the elements of both circuits 200 , 210 are described.
- Each circuit 200 , 210 includes a keeper transistor 230 the seeks to maintain voltage on a node 240 (e.g., a simulated bit line).
- a pull-down transistor 250 is coupled to the node 240 .
- a compensation transistor 260 and a select transistor 270 are provided to mimic those provided in the dynamic circuit 20 .
- the NBTI monitor 40 switches between an operation mode, which simulates the operation of the dynamic circuit 20 and a measurement mode, in which the performance of the stressed and reference circuits 200 , 210 is compared to estimate the level of degradation present.
- the NBTI monitor 40 employs a stress enable signal, STE, and its compliment, STEX, generated by an inverter 280 .
- the stress enable signal is held high during the operation mode and held low during the measurement mode.
- the NBTI monitor 40 also employs a pre-discharge signal PDCX and its compliment, PDC, which is generated by a NOR-gate that also receives the STE signal. Thus, PDC is asserted high only when both STE and PDCX are low.
- the PDC signal is pulled low during the measurement mode to prepare the circuit and then asserted high to initiate the comparison between the stressed and reference circuits 200 , 210 .
- the NBTI monitor 40 generates a voltage signal, virVDD, using a transistor 300 , such that virVDD is present when PDC is low.
- Transmission gate switches 310 are provided to ground the reference node 240 R and hold the stressed node 240 S high during the operation mode.
- Transistors 320 enabled responsive to a high PDC signal are provided for cross-coupling and discharging the nodes 240 to prepare for the measurement cycle.
- Transmission gate switches 330 are provided to isolate the pull-down transistors 250 during the measurement mode. In the illustrated embodiment, LVT devices are employed for the transmission gate switches 310 , 330 to minimize the effective resistance.
- transistors 340 that are enabled responsive to the STE signal being low during measurement mode are provided to shield the nodes 240 from an PBTI effects arising from the pull down transistors 250 .
- the wires and transistors of the NBTI monitor 40 are laid out to provide capacitance matching at the nodes 240 .
- RDF random dopant fluctuation
- multiple fingers are created to average RDF effect in the nodes 240 .
- the keeper transistors 230 may be multiple times the size of the keeper transistor 140 of FIG. 2 .
- the operation of the NBTI monitor 40 during a measurement operation is now described with reference to FIG. 4 and the timing diagram illustrated in FIG. 5 .
- the stress enable signal is asserted high during operation mode
- the node 240 R (REF) is grounded by the transmission gate 310 R and the node 240 S (STR) is held high by the transmission gate 310 S.
- the keeper 230 S is kept in a stressed state, while the keeper 230 R is not.
- the keeper 230 S experiences NBTI degradation in much the same manner as the keeper 140 in the dynamic circuit 20 illustrated in FIG. 2 .
- the STE signal is transitioned low at time T 1 , thereby opening the transmission gate switches 310 and closing the transmission gate switches 330 .
- the PDCX signal is transitioned low. Because both STE and PDCX are low, PDC transitions high, as controlled by the NOR gate 290 and shown at time T 2 . Asserting PDC high enables the transistors 320 , thereby grounding both nodes 240 and bringing REF and STR low. After a second time interval sufficient to allow the setting of the nodes 240 , the PDCX signal is transitioned high at time T 3 , resulting in the PDC signal going low to start the measurement cycle.
- the stressed circuit 200 operates to pull up the node 240 S (STR), and the reference circuit operated to charge the node 240 R (REF), thereby establishing a race condition.
- the nodes 240 charge at different rates based on the amount of NBTI degradation present in the keeper 230 S and the level of compensating current provided by the compensation transistor 260 S. If the compensation current is greater than the loss resulting from the NBTI effects, the node 240 S will charge faster, while if the compensation current is less than the loss resulting from the NBTI effects, the node 240 R will charge faster.
- the node that first reaches a voltage level sufficient to trigger the pull-down transistor 250 coupled to the other node essentially wins the timing race, as illustrated at time T 4 .
- the dashed lines in FIG. 5 represent the case where the compensation current is too low and the reference circuit 210 pulls the node 240 R high first, and the dotted/dashed lines in FIG. 5 represent the case where the compensation current is too high and the stressed circuit 200 pulls the node 240 S high first.
- Data flip flops 350 are coupled to the nodes 240 to determine which node 240 goes high first. If the reference circuit 210 wins, the data flip flop 350 R latches the result. In contrast, if the stressed circuit 200 wins, the data flip flop 350 S latches the result.
- the counter 50 is incremented by the data flip flop 250 S and decremented by the data flip flop 250 R. Increasing the value of the counter 50 increases the voltage of the PCOMP signal, thereby reducing the level of compensation current provided by the compensation transistor 80 . Similarly, decreasing the value of the counter decreases the voltage of the PCOMP signal, thereby increasing the level of compensation current provided by the compensation transistor 80 .
- the NBTI monitor 40 estimates the degree of NBTI degradation in the dynamic circuit 20 by subjecting the stressed circuit 200 to similar conditions experienced by the dynamic circuit 20 . Comparing the response of the stressed circuit 200 to that of the reference circuit 210 provides a measure of actual degradation.
- the compensation current can be continuously updated as conditions change in the dynamic circuit 20 to provide a relatively constant level of performance over the lifetime of the dynamic circuit 20 .
- the degradation monitored by the NBTI monitor 40 is applicable to all dynamic circuits 20 of the same type, the only circuitry needed to be provided for each instance of the dynamic circuit 20 is the compensation transistor 80 and the select transistor 90 . As a result, the circuit density of the dynamic circuits 20 is not detrimentally affected.
- the degradation compensator 30 as described may be adapted to compensate for positive temperature bias instability by changing the P-type devices to N-type devices.
- FIG. 6 illustrates a simplified diagram of selected portions of the hardware and software architecture of a computing apparatus 400 such as may be employed in some aspects of the present subject matter.
- the computing apparatus 400 includes a processor 405 communicating with storage 410 over a bus system 415 .
- the storage 410 may include a hard disk and/or random access memory (“RAM”) and/or removable storage, such as a magnetic disk 420 or an optical disk 425 .
- the storage 410 is also encoded with an operating system 430 , user interface software 435 , and an application 465 .
- the user interface software 435 in conjunction with a display 440 , implements a user interface 445 .
- the user interface 445 may include peripheral I/O devices such as a keypad or keyboard 450 , mouse 455 , etc.
- the processor 405 runs under the control of the operating system 430 , which may be practically any operating system known in the art.
- the application 465 is invoked by the operating system 430 upon power up, reset, user interaction, etc., depending on the implementation of the operating system 430 .
- the application 465 when invoked, performs a method of the present subject matter.
- the user may invoke the application 465 in conventional fashion through the user interface 445 . Note that although a stand-alone system is illustrated, there is no need for the data to reside on the same computing apparatus 400 as the application 465 by which it is processed. Some embodiments of the present subject matter may therefore be implemented on a distributed computing system with distributed storage and/or processing capabilities.
- HDL hardware descriptive languages
- VLSI circuits such as semiconductor products and devices and/or other types semiconductor devices.
- HDL are VHDL and Verilog/Verilog-XL, but other HDL formats not listed may be used.
- the HDL code e.g., register transfer level (RTL) code/data
- RTL register transfer level
- GDSII data is a descriptive file format and may be used in different embodiments to represent a three-dimensional model of a semiconductor product or device. Such models may be used by semiconductor manufacturing facilities to create semiconductor products and/or devices.
- the GDSII data may be stored as a database or other program storage structure. This data may also be stored on a computer readable storage device (e.g., storage 410 , disks 420 , 425 , solid state storage, and the like).
- the GDSII data (or other similar data) may be adapted to configure a manufacturing facility (e.g., through the use of mask works) to create devices capable of embodying various aspects of the instant invention.
- this GDSII data (or other similar data) may be programmed into the computing apparatus 400 , and executed by the processor 405 using the application 465 , which may then control, in whole or part, the operation of a semiconductor manufacturing facility (or fab) to create semiconductor products and devices.
- silicon wafers containing the dynamic circuits 20 and the degradation compensator 30 may be created using the GDSII data (or other similar data).
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- Not applicable.
- The disclosed subject matter relates generally to integrated circuit devices and, more particularly, to a circuit for negative bias temperature instability compensation.
- Negative Bias Temperature Instability (NBTI) is an issue in deep submicron technologies. NBTI affects devices which are kept in an active state for extended periods of time. For example, a custom array, or any domino circuit, often requires a keeper to hold the voltage on pre-charged bitlines if none of the pull down transistors fire. To be properly sized, the keeper should be large enough to compensate the pull down leakage under worst process corners and noise considerations and should also be small enough to ensure fast evaluation when pull down transistors do fire. However, NBTI effectively weakens the keeper PFET over time. In 40 nm process technology, positive bias temperature instability (PBTI) is not pronounced, and also most of the time, pull down NFETs are in off mode. In contrast, keeper PFETs are almost always stressed. Another example of such a stressed device is a sleep enable circuit that selectively charges a voltage bus during an active state and isolates the bus during a sleep state. In designing integrated circuit device, designers attempt to account for NBTI by adjusting the specifications of the device. Exemplary techniques for mitigating the effects of NBTI involve changing the specifications of the dynamic devices or attempting to compensate for the degradation.
- Changing the specifications may include reducing the number of pull-down devices on the array bitlines (i.e., or the dynamic node in a generic domino logic circuit) such that required keeper size can be more readily met. This approach sacrifices design density, and is thus infeasible in large arrays. Oversizing the keeper to account for future degradation results in a performance penalty by increasing the pull-down speed.
- A compensation approach involves periodically adjusting the body bias of the n-well where the keeper is formed. Such an approach is typically based upon a generic degradation circuit and applies a global body bias to all PFETs in the n-well. Applying forward bias to many large n-wells creates more leakage by slightly forward biasing the diodes. Also, the general bias is not specific to the actual keeper strength, resulting in the risk of over-compensating and slowing down a critical path as a result. Because the amount of forward bias is bounded by the diode onset voltage, the degree of compensation is limited. Finally, creating extra well-ties in dense arrays can consume significant circuit area.
- This section of this document is intended to introduce various aspects of art that may be related to various aspects of the disclosed subject matter described and/or claimed below. This section provides background information to facilitate a better understanding of the various aspects of the disclosed subject matter. It should be understood that the statements in this section of this document are to be read in this light, and not as admissions of prior art. The disclosed subject matter is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
- The following presents a simplified summary of the disclosed subject matter in order to provide a basic understanding of some aspects of the disclosed subject matter. This summary is not an exhaustive overview of the disclosed subject matter. It is not intended to identify key or critical elements of the disclosed subject matter or to delineate the scope of the disclosed subject matter. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- One aspect of the disclosed subject matter is seen in an integrated circuit device including a first circuit for providing current to a first node, and a degradation compensator including a first compensation circuit coupled to the first node to provide compensation current to the first node. The degradation compensator is operable to estimate a degree of degradation in the first circuit and provide a compensation signal to the first compensation circuit to control the amount of compensation current based on the estimated degree of degradation.
- Another aspect of the disclosed subject matter is seen in an integrated circuit device including a first circuit for providing current to a first node and a degradation compensator. The degradation compensator includes a first compensation transistor coupled to the first node, a stressed circuit corresponding to at least a portion of the first circuit, a reference circuit corresponding to the at least a portion of the first circuit, and logic operable to compare responses of the stressed and reference circuits and, based on the comparison, generate a compensation signal for enabling the first compensation transistor to provide a compensation current to the first node based on a magnitude of the compensation signal.
- Yet another aspect of the disclosed subject matter is seen in a method that includes providing current to a first node using a first circuit. Compensation current is provided to the first node using a first compensation circuit. A degree of degradation in the first circuit is estimated. A compensation signal is provided to the first compensation circuit to control the amount of compensation current based on the estimated degree of degradation.
- The disclosed subject matter will hereafter be described with reference to the accompanying drawings, wherein like reference numerals denote like elements, and:
-
FIG. 1 is a simplified block diagram of a degradation compensator in accordance with one illustrative embodiment of the present subject matter; -
FIG. 2 is a diagram of a keeper circuit employing the degradation compensator ofFIG. 1 ; -
FIG. 3 is a diagram of a sleep enable circuit employing the degradation compensator ofFIG. 1 ; -
FIG. 4 is a circuit diagram of a negative bias temperature instability monitor in the degradation compensator ofFIG. 1 ; -
FIG. 5 is a timing diagram illustrating the operation of the circuit ofFIG. 4 ; and -
FIG. 6 is a simplified diagram of a computing apparatus that may be programmed to direct the fabrication of the integrated circuit device ofFIG. 1 . - While the disclosed subject matter is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the disclosed subject matter to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the disclosed subject matter as defined by the appended claims.
- One or more specific embodiments of the disclosed subject matter will be described below. It is specifically intended that the disclosed subject matter not be limited to the embodiments and illustrations contained herein, but include modified forms of those embodiments including portions of the embodiments and combinations of elements of different embodiments as come within the scope of the following claims. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure. Nothing in this application is considered critical or essential to the disclosed subject matter unless explicitly indicated as being “critical” or “essential.”
- The disclosed subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the disclosed subject matter with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the disclosed subject matter. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- In an embodiment of the present subject matter, a compensation circuit is provided to provide additional current to a node being driven by a dynamic circuit, such as a keeper circuit or a sleep enable circuit. The compensation circuit includes two copies of at least a portion of the dynamic circuit. One copy is subjected to similar operating conditions as the dynamic circuit, so that degradation present in the dynamic circuit is similarly reflected in the first, or stressed, copy. The second copy, a reference copy, is maintained in a substantially unstressed state so that its performance more closely matches that of the dynamic circuit prior to experiencing degradation. The responses of the stressed and reference circuits may be compared to estimate the degree of degradation, and the amount of compensation current provided to the node can be controlled based on the degradation.
- Referring now to the drawings wherein like reference numbers correspond to similar components throughout the several views and, specifically, referring to
FIG. 1 , the disclosed subject matter shall be described in the context of anintegrated circuit device 10 including one or moredynamic circuits 20 and adegradation compensator 30 for compensating for negative bias temperature instability. - The
degradation compensator 30 includes aNBTI monitor 40 for estimating the degradation of the dynamic circuit(s) 20. The NBTI monitor 40 increments or decrements acounter 50 based on the monitored degradation to controlling a bias generator 60 (e.g., a DC divider). Thebias generator 60 drives anoperational amplifier 70, which provides a compensation signal, PCOMP, for biasing acompensation transistor 80. An enable signal, EN, for enabling thedynamic circuit 20 is provided to aselect transistor 90 for coupling thecompensation transistor 80 to thedynamic circuit 20. For example, the enable signal may indicate when the devices subject to degradation in the dynamic circuit 20 (e.g., the keeper or sleep enable circuit) are active. Although the enable signal is illustrated as being externally supplied, it is contemplated that it may also be generated internal to thedynamic circuit 20, as illustrated below. In cases where multiple instances of thedynamic circuit 20 are present, the same compensation signal may be provided to each of the instances. - Turning now to
FIG. 2 a circuit diagram illustrating how thecompensation transistor 80 andselect transistor 90 may be implemented with amemory circuit 100 as thedynamic circuit 20. Thememory circuit 100 includes abit line 110 to which a plurality of pull-downtransistors 120 are coupled. Apre-charge transistor 130 is provided for pre-charging thebit line 110 responsive to a bit line pre-charge signal, BPC. After thebit line 110 is charged, the charge is maintained by akeeper transistor 140. A feedback path is provided by aninverter 150 coupled between thebit line 110 and thekeeper transistor 140. As the voltage on thebit line 110 drops, thekeeper transistor 140 is enabled by theinverter 150 to bring the voltage back up. The output of theinverter 150 is also provided to theselect transistor 90 so that thecompensation transistor 80 is coupled to thebit line 110 whenever thekeeper transistor 140 is enabled. As will be described in greater detail below, thecompensation transistor 80 provides additional current for charging thebit line 110 in a manner that compensates for the estimated degradation of thekeeper transistor 140. As the degradation increases, the amount of supplemental current provided by thecompensation transistor 80 increases. -
FIG. 3 is a circuit diagram illustrating how thecompensation transistor 80 andselect transistor 90 may be implemented with a sleep enablecircuit 160 as thedynamic circuit 20. The sleep enablecircuit 160 includes one or more sleep enabletransistors 170 coupled between aprimary voltage bus 180 and asecondary voltage bus 190. When devices powered by thesecondary voltage bus 190 are active, the sleep enabletransistor 170 is enabled. During a sleep mode, the sleep enabletransistor 170 is disabled and thesecondary voltage bus 190 is isolated from theprimary voltage bus 180. Theselect transistor 90 is enabled by the same sleep enable signal, EN, as the sleep enabletransistor 170. The compensation current provided by thecompensation transistor 80 provides additional current for charging thesecondary voltage bus 190 in a manner that compensates for the estimated degradation of the sleep enabletransistor 170. As the degradation increases, the amount of supplemental current provided by thecompensation transistor 80 increases. - The operation of the
degradation compensator 30 is now described in reference toFIG. 4 , which illustrates a circuit diagram of the NBTI monitor 40 ofFIG. 1 . In general, the NBTI monitor 40 includes a stressedcircuit 200 that attempts to mimic the degradation of thedynamic circuit 20 and areference circuit 210 that essentially remains unstressed to provide a benchmark for estimating the degree of degradation in the stressedcircuit 200. By comparing the responses of the stressedcircuit 200 to thereference circuit 210, the level of compensation current provided by thecompensation transistor 80 provided in thedynamic circuit 20 can be controlled so that performance of thedynamic circuit 20 can be maintained. - The stressed and
reference circuits dynamic circuit 20 subject to NBTI degradation. For purposes of the following example, the monitoring and control of the compensation bias for thememory circuit 100 ofFIG. 2 is illustrated. The stressed andreference circuits dynamic circuit 20. Elements of the stressedcircuit 200 inFIG. 4 are suffixed with the letter “S”, while elements of thereference circuit 210 are suffixed with the letter “R”. When no suffix is used in this description, the elements of bothcircuits - Each
circuit keeper transistor 230 the seeks to maintain voltage on a node 240 (e.g., a simulated bit line). A pull-down transistor 250 is coupled to thenode 240. A compensation transistor 260 and a select transistor 270 are provided to mimic those provided in thedynamic circuit 20. - The NBTI monitor 40 switches between an operation mode, which simulates the operation of the
dynamic circuit 20 and a measurement mode, in which the performance of the stressed andreference circuits inverter 280. The stress enable signal is held high during the operation mode and held low during the measurement mode. The NBTI monitor 40 also employs a pre-discharge signal PDCX and its compliment, PDC, which is generated by a NOR-gate that also receives the STE signal. Thus, PDC is asserted high only when both STE and PDCX are low. The PDC signal is pulled low during the measurement mode to prepare the circuit and then asserted high to initiate the comparison between the stressed andreference circuits transistor 300, such that virVDD is present when PDC is low. - Transmission gate switches 310 are provided to ground the
reference node 240R and hold the stressednode 240S high during the operation mode.Transistors 320 enabled responsive to a high PDC signal are provided for cross-coupling and discharging thenodes 240 to prepare for the measurement cycle. Transmission gate switches 330 are provided to isolate the pull-downtransistors 250 during the measurement mode. In the illustrated embodiment, LVT devices are employed for the transmission gate switches 310, 330 to minimize the effective resistance. Also, although the PBTI effects on the pull-downtransistors 250 are minimal compared to the NBTI effects on thekeeper transistors 230, transistors 340 that are enabled responsive to the STE signal being low during measurement mode are provided to shield thenodes 240 from an PBTI effects arising from the pull downtransistors 250. - The wires and transistors of the NBTI monitor 40 are laid out to provide capacitance matching at the
nodes 240. To minimize local variation effects arising from random dopant fluctuation (RDF), multiple fingers are created to average RDF effect in thenodes 240. As a result, thekeeper transistors 230 may be multiple times the size of thekeeper transistor 140 ofFIG. 2 . - The operation of the NBTI monitor 40 during a measurement operation is now described with reference to
FIG. 4 and the timing diagram illustrated inFIG. 5 . When the stress enable signal is asserted high during operation mode, thenode 240R (REF) is grounded by thetransmission gate 310R and thenode 240S (STR) is held high by thetransmission gate 310S. Thekeeper 230S is kept in a stressed state, while thekeeper 230R is not. Thus, thekeeper 230S experiences NBTI degradation in much the same manner as thekeeper 140 in thedynamic circuit 20 illustrated inFIG. 2 . When a measurement event is initiated, the STE signal is transitioned low at time T1, thereby opening the transmission gate switches 310 and closing the transmission gate switches 330. - After a first time interval, the PDCX signal is transitioned low. Because both STE and PDCX are low, PDC transitions high, as controlled by the NOR
gate 290 and shown at time T2. Asserting PDC high enables thetransistors 320, thereby grounding bothnodes 240 and bringing REF and STR low. After a second time interval sufficient to allow the setting of thenodes 240, the PDCX signal is transitioned high at time T3, resulting in the PDC signal going low to start the measurement cycle. - The stressed
circuit 200 operates to pull up thenode 240S (STR), and the reference circuit operated to charge thenode 240R (REF), thereby establishing a race condition. Thenodes 240 charge at different rates based on the amount of NBTI degradation present in thekeeper 230S and the level of compensating current provided by thecompensation transistor 260S. If the compensation current is greater than the loss resulting from the NBTI effects, thenode 240S will charge faster, while if the compensation current is less than the loss resulting from the NBTI effects, thenode 240R will charge faster. The node that first reaches a voltage level sufficient to trigger the pull-down transistor 250 coupled to the other node essentially wins the timing race, as illustrated at time T4. - Once the pull-
down transistor 250 is triggered, the losing node will go low and the winning node will continue to go high. The dashed lines inFIG. 5 represent the case where the compensation current is too low and thereference circuit 210 pulls thenode 240R high first, and the dotted/dashed lines inFIG. 5 represent the case where the compensation current is too high and the stressedcircuit 200 pulls thenode 240S high first. - Data flip flops 350 are coupled to the
nodes 240 to determine whichnode 240 goes high first. If thereference circuit 210 wins, thedata flip flop 350R latches the result. In contrast, if the stressedcircuit 200 wins, thedata flip flop 350S latches the result. Returning toFIG. 1 , thecounter 50 is incremented by the data flip flop 250S and decremented by the data flipflop 250R. Increasing the value of thecounter 50 increases the voltage of the PCOMP signal, thereby reducing the level of compensation current provided by thecompensation transistor 80. Similarly, decreasing the value of the counter decreases the voltage of the PCOMP signal, thereby increasing the level of compensation current provided by thecompensation transistor 80. - In this manner, the NBTI monitor 40 estimates the degree of NBTI degradation in the
dynamic circuit 20 by subjecting the stressedcircuit 200 to similar conditions experienced by thedynamic circuit 20. Comparing the response of the stressedcircuit 200 to that of thereference circuit 210 provides a measure of actual degradation. Thus, the compensation current can be continuously updated as conditions change in thedynamic circuit 20 to provide a relatively constant level of performance over the lifetime of thedynamic circuit 20. Also, because the degradation monitored by the NBTI monitor 40 is applicable to alldynamic circuits 20 of the same type, the only circuitry needed to be provided for each instance of thedynamic circuit 20 is thecompensation transistor 80 and theselect transistor 90. As a result, the circuit density of thedynamic circuits 20 is not detrimentally affected. - The present illustrations have been directed to compensating for negative temperature bias instability, as this issue is present in current devices. However, for future technologies it is contemplated that positive bias temperature instability may become an issue. Thus, the
degradation compensator 30 as described may be adapted to compensate for positive temperature bias instability by changing the P-type devices to N-type devices. -
FIG. 6 illustrates a simplified diagram of selected portions of the hardware and software architecture of a computing apparatus 400 such as may be employed in some aspects of the present subject matter. The computing apparatus 400 includes a processor 405 communicating with storage 410 over a bus system 415. The storage 410 may include a hard disk and/or random access memory (“RAM”) and/or removable storage, such as a magnetic disk 420 or an optical disk 425. The storage 410 is also encoded with an operating system 430, user interface software 435, and an application 465. The user interface software 435, in conjunction with a display 440, implements a user interface 445. The user interface 445 may include peripheral I/O devices such as a keypad or keyboard 450, mouse 455, etc. The processor 405 runs under the control of the operating system 430, which may be practically any operating system known in the art. The application 465 is invoked by the operating system 430 upon power up, reset, user interaction, etc., depending on the implementation of the operating system 430. The application 465, when invoked, performs a method of the present subject matter. The user may invoke the application 465 in conventional fashion through the user interface 445. Note that although a stand-alone system is illustrated, there is no need for the data to reside on the same computing apparatus 400 as the application 465 by which it is processed. Some embodiments of the present subject matter may therefore be implemented on a distributed computing system with distributed storage and/or processing capabilities. - It is contemplated that, in some embodiments, different kinds of hardware descriptive languages (HDL) may be used in the process of designing and manufacturing very large scale integration circuits (VLSI circuits), such as semiconductor products and devices and/or other types semiconductor devices. Some examples of HDL are VHDL and Verilog/Verilog-XL, but other HDL formats not listed may be used. In one embodiment, the HDL code (e.g., register transfer level (RTL) code/data) may be used to generate GDS data, GDSII data and the like. GDSII data, for example, is a descriptive file format and may be used in different embodiments to represent a three-dimensional model of a semiconductor product or device. Such models may be used by semiconductor manufacturing facilities to create semiconductor products and/or devices. The GDSII data may be stored as a database or other program storage structure. This data may also be stored on a computer readable storage device (e.g., storage 410, disks 420, 425, solid state storage, and the like). In one embodiment, the GDSII data (or other similar data) may be adapted to configure a manufacturing facility (e.g., through the use of mask works) to create devices capable of embodying various aspects of the instant invention. In other words, in various embodiments, this GDSII data (or other similar data) may be programmed into the computing apparatus 400, and executed by the processor 405 using the application 465, which may then control, in whole or part, the operation of a semiconductor manufacturing facility (or fab) to create semiconductor products and devices. For example, in one embodiment, silicon wafers containing the
dynamic circuits 20 and thedegradation compensator 30 may be created using the GDSII data (or other similar data). - The particular embodiments disclosed above are illustrative only, as the disclosed subject matter may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the disclosed subject matter. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (33)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/948,626 US8330534B2 (en) | 2010-11-17 | 2010-11-17 | Circuit for negative bias temperature instability compensation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/948,626 US8330534B2 (en) | 2010-11-17 | 2010-11-17 | Circuit for negative bias temperature instability compensation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120119825A1 true US20120119825A1 (en) | 2012-05-17 |
US8330534B2 US8330534B2 (en) | 2012-12-11 |
Family
ID=46047226
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/948,626 Active 2031-01-11 US8330534B2 (en) | 2010-11-17 | 2010-11-17 | Circuit for negative bias temperature instability compensation |
Country Status (1)
Country | Link |
---|---|
US (1) | US8330534B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140013131A1 (en) * | 2012-07-09 | 2014-01-09 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) recovery |
WO2014108739A1 (en) * | 2013-01-09 | 2014-07-17 | Freescale Semiconductor, Inc. | Method and apparatus for calculating delay timing values for an integrated circuit design |
US20140269020A1 (en) * | 2013-03-15 | 2014-09-18 | Qualcomm Incorporated | System and method to regulate operating voltage of a memory array |
DE102016201596A1 (en) | 2016-02-03 | 2017-08-03 | Robert Bosch Gmbh | Aging detector for an electrical circuit component, method for monitoring aging of a circuit component, component and control device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8786307B2 (en) * | 2011-06-28 | 2014-07-22 | Texas Instruments Incorporated | Bias temperature instability-resistant circuits |
US10726883B2 (en) | 2018-01-31 | 2020-07-28 | Samsung Electronics Co., Ltd. | Integrated circuit devices having strobe signal transmitters with enhanced drive characteristics |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5422806A (en) | 1994-03-15 | 1995-06-06 | Acc Microelectronics Corporation | Temperature control for a variable frequency CPU |
US5982225A (en) * | 1997-08-06 | 1999-11-09 | International Business Machines Corporation | Hot electron compensation for improved MOS transistor reliability |
US6415388B1 (en) | 1998-10-30 | 2002-07-02 | Intel Corporation | Method and apparatus for power throttling in a microprocessor using a closed loop feedback system |
JP2003158243A (en) | 2001-11-21 | 2003-05-30 | Mitsubishi Electric Corp | Semiconductor device and method for recording operating frequency of semiconductor device |
US7345460B2 (en) | 2005-02-28 | 2008-03-18 | Board Of Supervisors Of Louisiana State University And Agricultural And Mechanical College | Thermal compensation method for CMOS digital-integrated circuits using temperature-adaptive digital DC/DC converter |
US7504847B2 (en) * | 2006-10-19 | 2009-03-17 | International Business Machines Corporation | Mechanism for detection and compensation of NBTI induced threshold degradation |
US7793119B2 (en) | 2006-12-21 | 2010-09-07 | Texas Instruments Incorporated | Adaptive voltage scaling with age compensation |
DE102007046844A1 (en) | 2007-09-29 | 2009-04-16 | Advanced Micro Devices, Inc., Sunnyvale | Compensation of an impairment of the working speed caused by the operating time by adjusting the supply voltage |
-
2010
- 2010-11-17 US US12/948,626 patent/US8330534B2/en active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9086865B2 (en) * | 2012-07-09 | 2015-07-21 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (NBTI) and/or positive bias temperature instability (PBTI) recovery |
US20140013131A1 (en) * | 2012-07-09 | 2014-01-09 | International Business Machines Corporation | Power napping technique for accelerated negative bias temperature instability (nbti) and/or positive bias temperature instability (pbti) recovery |
WO2014108739A1 (en) * | 2013-01-09 | 2014-07-17 | Freescale Semiconductor, Inc. | Method and apparatus for calculating delay timing values for an integrated circuit design |
US9977849B2 (en) | 2013-01-09 | 2018-05-22 | Nxp Usa, Inc. | Method and apparatus for calculating delay timing values for an integrated circuit design |
KR20150131179A (en) * | 2013-03-15 | 2015-11-24 | 퀄컴 인코포레이티드 | System and method to regulate operating voltage of a memory array |
CN105027214A (en) * | 2013-03-15 | 2015-11-04 | 高通股份有限公司 | System and method to regulate operating voltage of a memory array |
WO2014150487A3 (en) * | 2013-03-15 | 2014-11-13 | Qualcomm Incorporated | System and method to regulate operating voltage of a memory array |
US9378803B2 (en) * | 2013-03-15 | 2016-06-28 | Qualcomm Incorporated | System and method to regulate operating voltage of a memory array |
JP2016521428A (en) * | 2013-03-15 | 2016-07-21 | クアルコム,インコーポレイテッド | System and method for adjusting the operating voltage of a memory array |
KR101725828B1 (en) | 2013-03-15 | 2017-04-11 | 퀄컴 인코포레이티드 | System and method to regulate operating voltage of a memory array |
US20140269020A1 (en) * | 2013-03-15 | 2014-09-18 | Qualcomm Incorporated | System and method to regulate operating voltage of a memory array |
DE102016201596A1 (en) | 2016-02-03 | 2017-08-03 | Robert Bosch Gmbh | Aging detector for an electrical circuit component, method for monitoring aging of a circuit component, component and control device |
WO2017133891A1 (en) | 2016-02-03 | 2017-08-10 | Robert Bosch Gmbh | Ageing detector for an electrical circuit component, method for monitoring ageing of a circuit component, component and control device |
Also Published As
Publication number | Publication date |
---|---|
US8330534B2 (en) | 2012-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8330534B2 (en) | Circuit for negative bias temperature instability compensation | |
Zhou et al. | Cost-effective radiation hardening technique for combinational logic | |
US20060049886A1 (en) | On-die record-of-age circuit | |
Wirnshofer | Variation-aware adaptive voltage scaling for digital CMOS circuits | |
Maheshwari et al. | Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits | |
Ahmed et al. | Reliable cache design with on-chip monitoring of NBTI degradation in SRAM cells using BIST | |
JP2013535864A (en) | Electrostatic discharge circuit | |
Tsai et al. | Implications of technology scaling on leakage reduction techniques | |
US11115022B2 (en) | System and method for integrated circuit usage tracking circuit with fast tracking time for hardware security and re-configurability | |
Eireiner et al. | In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations | |
Mohanram | Closed-form simulation and robustness models for SEU-tolerant design | |
US8561006B2 (en) | Signal transmission circuit for increasing soft error tolerance | |
Casey et al. | HBD using cascode-voltage switch logic gates for SET tolerant digital designs | |
Maruoka et al. | A low-power radiation-hardened flip-flop with stacked transistors in a 65 nm FDSOI process | |
Shiyanovskii et al. | A low power memory cell design for SEU protection against radiation effects | |
Wang et al. | Process/voltage/temperature-variation-aware design and comparative study of transition-detector-based error-detecting latches for timing-error-resilient pipelined systems | |
Sasaki et al. | Circuit and latch capable of masking soft errors with Schmitt trigger | |
Sagahyroon et al. | Using SAT-based techniques in power estimation | |
Tajima et al. | A low power soft error hardened latch with schmitt-trigger-based C-Element | |
Nicolaidis | Double-sampling architectures | |
Yang et al. | Case study of reliability-aware and low-power design | |
US7791968B2 (en) | Determining history state of data in data retaining device based on state of partially depleted silicon-on-insulator | |
Ghosh et al. | A centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation | |
Chang et al. | SERL: Soft error resilient latch design | |
Clark et al. | Independent N and P process monitors for body bias based process corner correction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHAI, BO;FAVORS, WESLEY;SINGH, TEJA;REEL/FRAME:025370/0119 Effective date: 20101117 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |