US20120112339A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20120112339A1 US20120112339A1 US13/279,019 US201113279019A US2012112339A1 US 20120112339 A1 US20120112339 A1 US 20120112339A1 US 201113279019 A US201113279019 A US 201113279019A US 2012112339 A1 US2012112339 A1 US 2012112339A1
- Authority
- US
- United States
- Prior art keywords
- spacer
- bit line
- semiconductor device
- disposed over
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 69
- 125000006850 spacer group Chemical group 0.000 claims abstract description 128
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 239000004020 conductor Substances 0.000 claims abstract description 16
- 150000004767 nitrides Chemical class 0.000 claims description 14
- 238000000034 method Methods 0.000 abstract description 25
- 230000003071 parasitic effect Effects 0.000 abstract description 8
- 230000002093 peripheral effect Effects 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 18
- 238000009413 insulation Methods 0.000 description 15
- 239000000463 material Substances 0.000 description 11
- 239000011229 interlayer Substances 0.000 description 5
- 238000005530 etching Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000001590 oxidative effect Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
Definitions
- Embodiments of the present invention relate to a semiconductor device and a method for forming the same, and more particularly to a semiconductor device including a bit line spacer and a method for forming the same.
- the distance between lines is reduced and the thickness of the insulation film used to isolate a word line, a bit line, and a capacitor from each other is gradually reduced.
- the reduction in thickness of the insulation film may increase parasitic capacitance (Cb), resulting in deterioration of semiconductor device characteristics.
- the thickness of the insulation film may be increased or a low dielectric constant (“low-k dielectric”) material may be used.
- low-k dielectric low dielectric constant
- FIGS. 1A and 1B illustrate a method for forming a semiconductor device according to the related art.
- a semiconductor device according to the related art will hereinafter be described with reference to FIGS. 1A and 1B .
- a bit line 20 formed in a laminated structure of a bit line conductive material 15 and a hard mask layer 17 is formed over a semiconductor substrate 10 .
- a spacer 25 is deposited over the entire surface of the semiconductor substrate 10 , including the bit line 20 .
- the spacer 25 is formed of a nitride film.
- an interlayer insulation film (not shown) is formed over the entire surface of the semiconductor substrate 10 including the bit line 20 over which the spacer 25 is formed. Subsequently, the interlayer insulation film (not shown) and the spacer 25 formed over the semiconductor substrate 10 are etched to form a storage node contact hole where the semiconductor substrate 10 is exposed. After that, a polysilicon layer is buried in the storage node contact hole, and a planarization process is performed exposing the bit line 20 and forming a storage node contact 30 .
- the spacer which is formed over sidewalls of the bit line, is formed of a high-dielectric-constant nitride film, parasitic capacitance of the bit line is unavoidably increased, resulting in deterioration of characteristics of the semiconductor device.
- Various embodiments of the present invention are directed to providing a semiconductor device that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- An embodiment of the present invention relates to a semiconductor device including a bit line spacer and a method for forming the same, which includes a low-dielectric-constant oxide film formed only at a peripheral part of a bit line conductive material, resulting in a reduction in parasitic capacitance of the bit line.
- a semiconductor device includes a bit line formed over a semiconductor substrate, a first spacer formed over sidewalls of the bit line, and a second spacer formed over the first spacer and configured to have a dielectric constant lower than that of the first spacer.
- the bit line may include a bit line conductive material and a hard mask layer.
- the first spacer may include a nitride film.
- the second spacer may include an oxide film.
- the second spacer may be formed over an entire surface of the first spacer. Alternatively, the second spacer may be formed at partial sidewalls of the first spacer.
- the second spacer may be formed over the first spacer formed over sidewalls of the bottom of the bit line conductive material.
- the semiconductor device may further include a third spacer formed over the first spacer and the second spacer.
- a semiconductor device in accordance with another aspect of the present invention, includes a bit line formed over a semiconductor substrate, a first spacer formed over sidewalls of the bit line, a second spacer formed over the first spacer and configured to have a dielectric constant lower than that of the first spacer, and a third spacer formed over the first spacer and the second spacer.
- a method for forming a semiconductor device includes: forming a bit line over a semiconductor substrate; forming a first spacer at sidewalls of the bit line; and forming a second spacer having a dielectric constant lower than that of the first spacer over the first spacer.
- the forming of the bit line may include forming a bit line conductive material and a hard mask layer over the semiconductor substrate; and patterning the hard mask layer and the bit line conductive material.
- the first spacer may include a nitride film.
- the second spacer may include an oxide film.
- the second spacer may be formed by oxidizing the first spacer.
- the forming of the second spacer may include forming a buffer film covering the first spacer formed at the top of the bit line; oxidizing a surface of the first spacer exposed by the buffer film; and removing the buffer film.
- the buffer film may be formed to cover the first spacer formed over sidewalls of the hard mask.
- the buffer film may include an oxide film.
- the buffer film may be formed of a material including an Un-doped Silicate Glass (USG) film.
- USG Un-doped Silicate Glass
- the buffer film may be removed by a dry etch method.
- the method for forming the semiconductor may further include, after the formation of the second spacer, forming a third spacer over the second spacer.
- a semiconductor device in accordance with another aspect of the present invention, includes a bit line and a storage node pattern disposed over a semiconductor substrate, and a spacer disposed between the bit line and the storage node pattern, wherein the spacer includes: a first insulation film disposed over the bit line, a second insulation film disposed over the storage node pattern, and an third film disposed between the first and the second nitride film, wherein the third film is formed of material having dielectric constant higher than any of the first and the second insulation films.
- the bit line includes a bit line conductive pattern and a mask pattern disposed over the conductive pattern, and wherein spacer is disposed between the bit line conductive pattern and the storage node pattern.
- the spacer further extends between the mask pattern and the storage node pattern.
- the first and the third insulation film include nitride material, respectively, and the second insulation film includes oxide material.
- FIGS. 1A and 1B illustrate a method for forming a semiconductor device according to the related art.
- FIGS. 2A and 2B are cross-sectional views illustrating a method for forming a semiconductor device according to an embodiment of the present invention.
- FIGS. 3A to 3E are cross-sectional views illustrating a method for forming a semiconductor device according to another embodiment of the present invention.
- FIGS. 2A and 2B are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention.
- a bit line conductive layer 105 and a hard mask layer 107 are formed over a semiconductor substrate 100 .
- the hard mask layer 107 and the bit line conductive layer 105 are patterned to form a bit line 110 .
- a first spacer 115 , a second spacer 117 and a third spacer 120 are sequentially formed over the semiconductor substrate 100 including the bit line 110 .
- the first spacer 115 and the third spacer 120 may be formed of a material including a nitride film.
- the second spacer 117 may be formed of a material that has a dielectric constant that is lower than that of the first spacer 115 and the third spacer 120 .
- the second spacer 117 may be formed of a material including an oxide film.
- an interlayer insulation film (not shown) is formed over the semiconductor substrate 100 , including the bit line 110 and the first spacer 115 , the second spacer 117 , and the third spacer 120 . Thereafter, the first spacer 115 , the second spacer 117 , and the third spacer 120 and the semiconductor substrate 100 are etched such that the semiconductor substrate 100 is exposed to form a storage node contact hole. Subsequently, a conductive material, which will be used as a storage node, is formed over the entire surface including the storage node contact hole. A planarization process is performed until the hard mask layer 107 formed over the bit line 110 is exposed, thus forming storage node contact 130 .
- FIGS. 3A to 3E are cross-sectional views illustrating a method for forming a semiconductor device according to another embodiment of the present invention.
- bit line conductive material i.e., a bit line conductive layer
- a hard mask layer 207 are formed over a semiconductor substrate 200 . Subsequently, the hard mask layer 207 and the bit line conductive material 205 are patterned to form a bit line 210 .
- a first spacer 215 is formed over the semiconductor substrate 200 including the bit line 210 .
- the first spacer 215 may include a nitride film.
- a buffer film 219 is formed over an upper portion of the bit line 210 .
- the buffer film 219 may be formed of an oxide film which has a poor step coverage property, so that it may not be formed at a bottom portion of the bit line 210 .
- the buffer film 219 may include an Un-doped Silicate Glass (USG) film.
- the buffer film 219 may be formed only over the hard mask layer 207 .
- a portion of the first spacer 215 located at the bottom of the bit line 210 for example, the portion of the first spacer 215 disposed over the bit line conductive material 205 , may be exposed.
- the exposed surface of the first spacer 215 is oxidized to form a second spacer 217 .
- the process for oxidizing the first spacer material 215 may be performed by a plasma oxidization process.
- the upper portion of the first spacer 215 which is covered by the buffer film 219 , is not oxidized.
- the oxidization process is performed in the direction from the surface of the first spacer 215 to the inside thereof, and at the same time an oxide film is also formed over the first spacer 215 . That is, the second spacer 217 is formed not only over sidewalls of the bit line conductive layer 205 but also over the surface of the semiconductor substrate 200 .
- the buffer film 219 is removed.
- the process for removing the buffer film 219 may be carried out using a dry etch process.
- a third spacer 225 is formed over the semiconductor substrate 200 including the first spacer 215 and the second spacer 217 .
- the third spacer 225 may include a nitride film.
- the third spacer 225 may be formed of the same material as the first spacer 215 .
- an interlayer insulation film (not shown) is formed over the semiconductor substrate 200 including the bit line 210 .
- the first spacer 215 , the second spacer 217 and the third spacer 225 and the semiconductor substrate 200 are etched so that a storage node contact hole exposing the semiconductor substrate 200 is formed.
- a conductive material to be used as a storage node is formed over the entire surface, including the storage node contact hole.
- a planarization process is performed until the hard mask layer 207 is exposed, so that the storage node contact 230 is formed.
- the second spacer 217 formed of an oxide film is not exposed by a planarization process.
- the second spacer 217 can be attacked when the interlayer insulation film, which may be for example, formed of an oxide, is etched by an etching solution.
- the second spacer since the second spacer is formed at a lower portion of the bit line 210 , it can be protected from such an attack. That is, a multi-layered spacer formed at an upper portion of the bit line 210 does not include the second spacer 217 while a multi-layered spacer formed at a lower portion of the bit line includes the second spacer 217 formed of an oxide layer.
- the second spacer 217 formed of a low-dielectric-constant oxide film is formed only at a peripheral part of the bit line conductive layer 205 , which is formed at the bottom of the bit line 210 , so that it is not damaged by the etching solution in a subsequent process and parasitic capacitance of the bit line is reduced.
- the sensing margin and the production yield of the semiconductor device is increased.
- a mat size is increased so that the number of net dies on a wafer is increased.
Abstract
A semiconductor device and a method of forming the same are disclosed, which forms a low-dielectric-constant oxide film only at a peripheral part of a bit line conductive material, resulting in reduction in parasitic capacitance of the bit line. The semiconductor device includes a bit line formed over a semiconductor substrate, a first spacer formed over sidewalls of the bit line, and a second spacer formed over sidewalls of the first spacer, configured to have a dielectric constant lower than that of the first spacer.
Description
- The priority of Korean patent application No. 10-2010-0109368 filed on 4 Nov. 2010, the disclosure of which is hereby incorporated in its entirety by reference, is claimed.
- Embodiments of the present invention relate to a semiconductor device and a method for forming the same, and more particularly to a semiconductor device including a bit line spacer and a method for forming the same.
- As the integration degree of a semiconductor device increases, the distance between lines is reduced and the thickness of the insulation film used to isolate a word line, a bit line, and a capacitor from each other is gradually reduced.
- The reduction in thickness of the insulation film may increase parasitic capacitance (Cb), resulting in deterioration of semiconductor device characteristics.
- In order to prevent parasitic capacitance from increasing, the thickness of the insulation film may be increased or a low dielectric constant (“low-k dielectric”) material may be used. However, when the thickness of the insulation film is increased, it becomes harder to fill a gap between the insulation films. In addition, a low dielectric film has a poor gap-fill characteristic.
- In addition, as integration degree increases, the distance between patterns is gradually reduced. In the conventional art, various kinds of nitride film have been employed as an insulating film. However, since nitride material has a high dielectric constant, parasitic capacitance can occur.
-
FIGS. 1A and 1B illustrate a method for forming a semiconductor device according to the related art. A semiconductor device according to the related art will hereinafter be described with reference toFIGS. 1A and 1B . - Referring to
FIG. 1A , abit line 20 formed in a laminated structure of a bit lineconductive material 15 and ahard mask layer 17 is formed over asemiconductor substrate 10. Subsequently, aspacer 25 is deposited over the entire surface of thesemiconductor substrate 10, including thebit line 20. In this case, thespacer 25 is formed of a nitride film. - Referring to
FIG. 1B , an interlayer insulation film (not shown) is formed over the entire surface of thesemiconductor substrate 10 including thebit line 20 over which thespacer 25 is formed. Subsequently, the interlayer insulation film (not shown) and thespacer 25 formed over thesemiconductor substrate 10 are etched to form a storage node contact hole where thesemiconductor substrate 10 is exposed. After that, a polysilicon layer is buried in the storage node contact hole, and a planarization process is performed exposing thebit line 20 and forming astorage node contact 30. - As described above, since the spacer, which is formed over sidewalls of the bit line, is formed of a high-dielectric-constant nitride film, parasitic capacitance of the bit line is unavoidably increased, resulting in deterioration of characteristics of the semiconductor device.
- Various embodiments of the present invention are directed to providing a semiconductor device that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- An embodiment of the present invention relates to a semiconductor device including a bit line spacer and a method for forming the same, which includes a low-dielectric-constant oxide film formed only at a peripheral part of a bit line conductive material, resulting in a reduction in parasitic capacitance of the bit line.
- In accordance with an aspect of the present invention, a semiconductor device includes a bit line formed over a semiconductor substrate, a first spacer formed over sidewalls of the bit line, and a second spacer formed over the first spacer and configured to have a dielectric constant lower than that of the first spacer.
- The bit line may include a bit line conductive material and a hard mask layer. The first spacer may include a nitride film. The second spacer may include an oxide film. The second spacer may be formed over an entire surface of the first spacer. Alternatively, the second spacer may be formed at partial sidewalls of the first spacer.
- The second spacer may be formed over the first spacer formed over sidewalls of the bottom of the bit line conductive material. The semiconductor device may further include a third spacer formed over the first spacer and the second spacer.
- In accordance with another aspect of the present invention, a semiconductor device includes a bit line formed over a semiconductor substrate, a first spacer formed over sidewalls of the bit line, a second spacer formed over the first spacer and configured to have a dielectric constant lower than that of the first spacer, and a third spacer formed over the first spacer and the second spacer.
- In accordance with still another aspect of the present invention, a method for forming a semiconductor device includes: forming a bit line over a semiconductor substrate; forming a first spacer at sidewalls of the bit line; and forming a second spacer having a dielectric constant lower than that of the first spacer over the first spacer.
- The forming of the bit line may include forming a bit line conductive material and a hard mask layer over the semiconductor substrate; and patterning the hard mask layer and the bit line conductive material. The first spacer may include a nitride film.
- The second spacer may include an oxide film. The second spacer may be formed by oxidizing the first spacer.
- The forming of the second spacer may include forming a buffer film covering the first spacer formed at the top of the bit line; oxidizing a surface of the first spacer exposed by the buffer film; and removing the buffer film. The buffer film may be formed to cover the first spacer formed over sidewalls of the hard mask. The buffer film may include an oxide film. The buffer film may be formed of a material including an Un-doped Silicate Glass (USG) film.
- The buffer film may be removed by a dry etch method. The method for forming the semiconductor may further include, after the formation of the second spacer, forming a third spacer over the second spacer.
- In accordance with another aspect of the present invention, a semiconductor device includes a bit line and a storage node pattern disposed over a semiconductor substrate, and a spacer disposed between the bit line and the storage node pattern, wherein the spacer includes: a first insulation film disposed over the bit line, a second insulation film disposed over the storage node pattern, and an third film disposed between the first and the second nitride film, wherein the third film is formed of material having dielectric constant higher than any of the first and the second insulation films. The bit line includes a bit line conductive pattern and a mask pattern disposed over the conductive pattern, and wherein spacer is disposed between the bit line conductive pattern and the storage node pattern.
- The spacer further extends between the mask pattern and the storage node pattern.
- The first and the third insulation film include nitride material, respectively, and the second insulation film includes oxide material.
- It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
-
FIGS. 1A and 1B illustrate a method for forming a semiconductor device according to the related art. -
FIGS. 2A and 2B are cross-sectional views illustrating a method for forming a semiconductor device according to an embodiment of the present invention. -
FIGS. 3A to 3E are cross-sectional views illustrating a method for forming a semiconductor device according to another embodiment of the present invention. - Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts. A semiconductor device and a method for forming the same according to embodiments of the present invention will hereinafter be described with reference to the accompanying drawings.
-
FIGS. 2A and 2B are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention. Referring toFIG. 2A , a bit lineconductive layer 105 and ahard mask layer 107 are formed over asemiconductor substrate 100. Thehard mask layer 107 and the bit lineconductive layer 105 are patterned to form abit line 110. Afirst spacer 115, asecond spacer 117 and athird spacer 120 are sequentially formed over thesemiconductor substrate 100 including thebit line 110. Thefirst spacer 115 and thethird spacer 120 may be formed of a material including a nitride film. Thesecond spacer 117 may be formed of a material that has a dielectric constant that is lower than that of thefirst spacer 115 and thethird spacer 120. For example, thesecond spacer 117 may be formed of a material including an oxide film. - Referring to
FIG. 2B , an interlayer insulation film (not shown) is formed over thesemiconductor substrate 100, including thebit line 110 and thefirst spacer 115, thesecond spacer 117, and thethird spacer 120. Thereafter, thefirst spacer 115, thesecond spacer 117, and thethird spacer 120 and thesemiconductor substrate 100 are etched such that thesemiconductor substrate 100 is exposed to form a storage node contact hole. Subsequently, a conductive material, which will be used as a storage node, is formed over the entire surface including the storage node contact hole. A planarization process is performed until thehard mask layer 107 formed over thebit line 110 is exposed, thus formingstorage node contact 130. - As described above, since a spacer including a low-dielectric-constant oxide film is formed, parasitic capacitance of the bit line is reduced, so that the sensing margin of the semiconductor device is increased, resulting in increased production yield of the semiconductor device.
-
FIGS. 3A to 3E are cross-sectional views illustrating a method for forming a semiconductor device according to another embodiment of the present invention. - Referring to
FIG. 3A , a bit line conductive material (i.e., a bit line conductive layer) 205 and ahard mask layer 207 are formed over asemiconductor substrate 200. Subsequently, thehard mask layer 207 and the bit lineconductive material 205 are patterned to form abit line 210. - A
first spacer 215 is formed over thesemiconductor substrate 200 including thebit line 210. Preferably, thefirst spacer 215 may include a nitride film. Subsequently, abuffer film 219 is formed over an upper portion of thebit line 210. In an embodiment, thebuffer film 219 may be formed of an oxide film which has a poor step coverage property, so that it may not be formed at a bottom portion of thebit line 210. Thebuffer film 219 may include an Un-doped Silicate Glass (USG) film. In an embodiment, thebuffer film 219 may be formed only over thehard mask layer 207. In other words, in an embodiment, a portion of thefirst spacer 215 located at the bottom of thebit line 210, for example, the portion of thefirst spacer 215 disposed over the bit lineconductive material 205, may be exposed. - Referring to
FIG. 3B , the exposed surface of thefirst spacer 215 is oxidized to form asecond spacer 217. The process for oxidizing thefirst spacer material 215 may be performed by a plasma oxidization process. The upper portion of thefirst spacer 215, which is covered by thebuffer film 219, is not oxidized. In an embodiment, the oxidization process is performed in the direction from the surface of thefirst spacer 215 to the inside thereof, and at the same time an oxide film is also formed over thefirst spacer 215. That is, thesecond spacer 217 is formed not only over sidewalls of the bit lineconductive layer 205 but also over the surface of thesemiconductor substrate 200. - Referring to
FIG. 3C , thebuffer film 219 is removed. The process for removing thebuffer film 219 may be carried out using a dry etch process. Referring toFIG. 3D , athird spacer 225 is formed over thesemiconductor substrate 200 including thefirst spacer 215 and thesecond spacer 217. Thethird spacer 225 may include a nitride film. For example, thethird spacer 225 may be formed of the same material as thefirst spacer 215. - Referring to
FIG. 3E , an interlayer insulation film (not shown) is formed over thesemiconductor substrate 200 including thebit line 210. Thereafter, thefirst spacer 215, thesecond spacer 217 and thethird spacer 225 and thesemiconductor substrate 200 are etched so that a storage node contact hole exposing thesemiconductor substrate 200 is formed. Subsequently, a conductive material to be used as a storage node is formed over the entire surface, including the storage node contact hole. A planarization process is performed until thehard mask layer 207 is exposed, so that thestorage node contact 230 is formed. In an embodiment, thesecond spacer 217 formed of an oxide film is not exposed by a planarization process. Since the oxide film has a faster etching speed (higher etch selectivity) than the nitride film, thesecond spacer 217 can be attacked when the interlayer insulation film, which may be for example, formed of an oxide, is etched by an etching solution. However, in this embodiment, since the second spacer is formed at a lower portion of thebit line 210, it can be protected from such an attack. That is, a multi-layered spacer formed at an upper portion of thebit line 210 does not include thesecond spacer 217 while a multi-layered spacer formed at a lower portion of the bit line includes thesecond spacer 217 formed of an oxide layer. - As is apparent from the above description, in case of the semiconductor device and a method for forming the same according to embodiments of the present invention, the
second spacer 217 formed of a low-dielectric-constant oxide film is formed only at a peripheral part of the bit lineconductive layer 205, which is formed at the bottom of thebit line 210, so that it is not damaged by the etching solution in a subsequent process and parasitic capacitance of the bit line is reduced. As a result, the sensing margin and the production yield of the semiconductor device is increased. In addition, a mat size is increased so that the number of net dies on a wafer is increased. - The above embodiments of the present invention are illustrative and not limitative. Various alternatives and equivalents are possible. The invention is not limited by the embodiments described herein. Nor is the invention limited to any specific type of semiconductor device. Other additions, subtractions, or modifications are obvious in view of the present disclosure and are intended to fall within the scope of the appended claims.
Claims (16)
1. A semiconductor device comprising:
a bit line disposed over a semiconductor substrate;
a first spacer disposed over sidewalls of the bit line; and
a second spacer disposed over the first spacer and configured to have a dielectric constant lower than that of the first spacer.
2. The semiconductor device according to claim 1 , wherein the bit line includes a bit line conductive material and a hard mask layer.
3. The semiconductor device according to claim 1 , wherein the first spacer includes a nitride film.
4. The semiconductor device according to claim 1 , wherein the second spacer includes an oxide film.
5. The semiconductor device according to claim 1 , wherein the second spacer is disposed over an entire surface of the first spacer.
6. The semiconductor device according to claim 1 , wherein the second spacer is disposed over a portion of the first spacer.
7. The semiconductor device according to claim 2 , wherein the second spacer is disposed over a portion of the first spacer such that the second spacer is disposed under a bottom sidewall of the bit line conductive material.
8. The semiconductor device according to claim 1 , the device further comprising:
a third spacer disposed over the first spacer and the second spacer.
9. A semiconductor device comprising:
a bit line disposed over a semiconductor substrate;
a first spacer disposed over sidewalls of the bit line;
a second spacer disposed over the first spacer and configured to have a dielectric constant lower than that of the first spacer; and
a third spacer disposed over the first spacer and the second spacer.
10. The semiconductor device according to claim 9 , wherein the bit line includes a bit line conductive material and a hard mask layer.
11. The semiconductor device according to claim 9 , wherein the first spacer includes a nitride film.
12. The semiconductor device according to claim 9 , wherein the second spacer includes an oxide film.
13. The semiconductor device according to claim 9 , wherein the second spacer is disposed over an entire surface of the first spacer.
14. The semiconductor device according to claim 9 , wherein the second spacer is disposed over a portion of the first spacer.
15. The semiconductor device according to claim 10 , wherein the second spacer is formed over a portion of the first spacer formed such that the second spacer is disposed over the bit line conductive material.
16-19. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/185,860 US9287214B2 (en) | 2010-11-04 | 2014-02-20 | Semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2010-0109368 | 2010-11-04 | ||
KR1020100109368A KR101177999B1 (en) | 2010-11-04 | 2010-11-04 | Semiconductor device and method for manufacturing the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/185,860 Division US9287214B2 (en) | 2010-11-04 | 2014-02-20 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120112339A1 true US20120112339A1 (en) | 2012-05-10 |
Family
ID=46018826
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/279,019 Abandoned US20120112339A1 (en) | 2010-11-04 | 2011-10-21 | Semiconductor device |
US14/185,860 Active 2032-01-01 US9287214B2 (en) | 2010-11-04 | 2014-02-20 | Semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/185,860 Active 2032-01-01 US9287214B2 (en) | 2010-11-04 | 2014-02-20 | Semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (2) | US20120112339A1 (en) |
KR (1) | KR101177999B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150044868A1 (en) * | 2012-07-30 | 2015-02-12 | SK Hynix Inc. | Semiconductor devices including spacers on sidewalls of conductive lines and methods of manufacturing the same |
US20150171163A1 (en) * | 2013-12-13 | 2015-06-18 | Samsung Electronics Co., Ltd. | Semiconductor Device and Method of Fabricating the Same |
KR20150096183A (en) * | 2014-02-14 | 2015-08-24 | 에스케이하이닉스 주식회사 | Semiconductor device and method of the same |
CN107895721A (en) * | 2017-12-08 | 2018-04-10 | 睿力集成电路有限公司 | Memory and forming method thereof |
US20220028866A1 (en) * | 2018-06-26 | 2022-01-27 | Winbond Electronics Corp. | Methods of manufacturing dynamic random access memory |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102255834B1 (en) | 2015-03-20 | 2021-05-26 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
KR102476141B1 (en) | 2018-12-14 | 2022-12-09 | 삼성전자주식회사 | Semiconductor device including spacer and method of manufacturing the same |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100408423B1 (en) | 2001-03-21 | 2003-12-03 | 삼성전자주식회사 | Semiconductor memory device for reducing parasitic capacitance and fabrication method thereof |
KR20070098319A (en) | 2006-03-31 | 2007-10-05 | 주식회사 하이닉스반도체 | Semiconductor device with non spacer and method for manufacturing the same |
KR101116354B1 (en) * | 2009-09-30 | 2012-03-09 | 주식회사 하이닉스반도체 | Semiconductor device with buried bitline interconnected one side contact and method for manufacturing the same |
KR20120131048A (en) * | 2011-05-24 | 2012-12-04 | 에스케이하이닉스 주식회사 | Method for manufacturing semiconductor device with sidewall open part |
KR101246475B1 (en) * | 2011-05-25 | 2013-03-21 | 에스케이하이닉스 주식회사 | Semiconductor cell and semiconductor device |
US8530312B2 (en) * | 2011-08-08 | 2013-09-10 | Micron Technology, Inc. | Vertical devices and methods of forming |
KR101900853B1 (en) * | 2012-04-13 | 2018-09-20 | 삼성전자주식회사 | Variable Resistance memory device and method of forming the same |
KR101983219B1 (en) * | 2012-05-31 | 2019-05-29 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap and method for fabricating the same |
KR20150093384A (en) * | 2014-02-07 | 2015-08-18 | 에스케이하이닉스 주식회사 | Transistor having low resistivity tungsten base-bruied gate structure, method for manufacturing the same and electronic device having the same |
KR102171025B1 (en) * | 2014-04-30 | 2020-10-29 | 삼성전자주식회사 | Non-volatile memory device |
-
2010
- 2010-11-04 KR KR1020100109368A patent/KR101177999B1/en active IP Right Grant
-
2011
- 2011-10-21 US US13/279,019 patent/US20120112339A1/en not_active Abandoned
-
2014
- 2014-02-20 US US14/185,860 patent/US9287214B2/en active Active
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150044868A1 (en) * | 2012-07-30 | 2015-02-12 | SK Hynix Inc. | Semiconductor devices including spacers on sidewalls of conductive lines and methods of manufacturing the same |
US9099302B2 (en) * | 2012-07-30 | 2015-08-04 | SK Hynix Inc. | Semiconductor devices including spacers on sidewalls of conductive lines and methods of manufacturing the same |
US20150171163A1 (en) * | 2013-12-13 | 2015-06-18 | Samsung Electronics Co., Ltd. | Semiconductor Device and Method of Fabricating the Same |
US9390961B2 (en) * | 2013-12-13 | 2016-07-12 | Samsung Electronics Co., Ltd. | Semiconductor devices having plug insulators |
KR20150096183A (en) * | 2014-02-14 | 2015-08-24 | 에스케이하이닉스 주식회사 | Semiconductor device and method of the same |
US9728540B2 (en) | 2014-02-14 | 2017-08-08 | SK Hynix Inc. | Semiconductor device for reducing coupling capacitance |
KR102180050B1 (en) * | 2014-02-14 | 2020-11-18 | 에스케이하이닉스 주식회사 | Semiconductor device and method of the same |
CN107895721A (en) * | 2017-12-08 | 2018-04-10 | 睿力集成电路有限公司 | Memory and forming method thereof |
US20220028866A1 (en) * | 2018-06-26 | 2022-01-27 | Winbond Electronics Corp. | Methods of manufacturing dynamic random access memory |
US11765888B2 (en) * | 2018-06-26 | 2023-09-19 | Winbond Electronics Corp. | Methods of manufacturing dynamic random access memory |
Also Published As
Publication number | Publication date |
---|---|
KR101177999B1 (en) | 2012-08-28 |
KR20120047676A (en) | 2012-05-14 |
US9287214B2 (en) | 2016-03-15 |
US20140167250A1 (en) | 2014-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9287214B2 (en) | Semiconductor device | |
US8871638B2 (en) | Semiconductor device and method for fabricating the same | |
US8288263B2 (en) | Method for fabricating semiconductor device | |
US20110294276A1 (en) | Method of manufacturing semiconductor device | |
KR100695513B1 (en) | Method for manufacturing a semiconductor device | |
US10297545B2 (en) | Memory device having capped embedded wires | |
KR100833201B1 (en) | Semiconductor device having fine patterns of wiring line integrated with contact plug and method of manufacturing the same | |
US8728898B2 (en) | Method for fabricating semiconductor device | |
JP2002009149A (en) | Semiconductor device and its manufacturing method | |
US8445957B2 (en) | Semiconductor device and method of manufacturing the same | |
US6967150B2 (en) | Method of forming self-aligned contact in fabricating semiconductor device | |
KR100927777B1 (en) | Manufacturing Method of Memory Device | |
KR100824630B1 (en) | Semiconductor device having spacer patterns on the sidewalls of the gate pattern and method of fabricating the same | |
US7651923B2 (en) | Method for forming transistor of semiconductor device | |
JP2006294979A (en) | Semiconductor device and its manufacturing method | |
KR100886642B1 (en) | Method for fabricating capacitor | |
KR100602132B1 (en) | Method for fabricating dual damascene pattern | |
KR101076884B1 (en) | Method for forming capacitor having cylinder type storage electrode and mask for the same | |
KR100973266B1 (en) | Method of manufacturing of semiconductor | |
KR20100013948A (en) | Semiconductor device and manufacturing method thereof | |
KR20120057462A (en) | Semiconductor device and method for forming the same | |
KR20090037165A (en) | Method of manufacturing a semiconductor device | |
US20050176244A1 (en) | Method for manufacturing gate structure of memory | |
KR20060036669A (en) | Method for fabrication of semiconductor device | |
KR20090000327A (en) | Method of manufacturing a contact hole in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, DAE SIK;REEL/FRAME:027123/0389 Effective date: 20111025 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |